


Clock Jitter and its effect in $\Delta\Sigma$ modulators


So far we assumed that the sampling clock is ideal.

↳ i.e. every rising edge of the clock occurs exactly at the multiples of time T_s = clock period.




- Real oscillator → T_s is not constant from cycle to cycle
on the average, true period = T_s with random variation around it.

- chop and superpose the clock on the same graph (like eye diagram)
↳ edges will coincide



→ mean = 0
variance → characterized by Δt_{rms} , i.e. $\sigma = \Delta t_{rms}$

- Δt_{rms} can be derived from the device noise in the clock generation circuit.




We assume that Δt_1 and Δt_2 , etc. are uncorrelated with each other

⇒ PSD of the sequence of random variables is white ⇒ "white jitter" model.

- What happens to the behavior of the $\Delta\Sigma$ modulator when the clock is "jittery"?

D-T $\Delta\Sigma$ Modulator

Sampling is done upfront



jittery sampled input = $u(kT_s + \Delta t_k) \approx u(kT_s) + \Delta t_k \cdot \left. \frac{du}{dt} \right|_{t=kT_s}$

error due to jitter

using Taylor's expansion and neglecting higher-order terms

↳ large error when the input is changing fast

Sinusoidal input:

$$u = A \sin(\omega t)$$

$$\frac{du}{dt} = A\omega \cos(\omega t)$$

mean square value of the error due to jitter = $E \left[\left\{ \Delta t_k \cdot A\omega \cos(\omega t) \right\}_{t=kT_s}^2 \right]$

$$= E[\Delta t_k^2] \cdot E[A^2 \omega^2 \cos^2(\omega t)]$$


$$= E[\Delta t_k^2] \cdot \frac{A^2 \omega^2}{2}$$

$$= \sigma_j^2 \cdot \frac{A^2 \omega^2}{2}$$


$$\text{Jitter limited SNR} = \text{SNR}_j = \frac{A^2/2 \overset{P_s}{}}{\sigma_j^2 \cdot \frac{A^2 \omega^2}{2}} = \frac{1}{\sigma_j^2 \cdot \omega^2}$$

$$\Rightarrow \text{SNR}_j = -20 \log_{10}(2\pi f_m \sigma_j) \text{ dB}$$

As the input frequency increase \Rightarrow SNR_j decreases.
 \Rightarrow fundamental limit on SNR in a sampling system.



- We model the 'white-jitter' noise to be uniformly spread from $f = [0, \frac{f_s}{2}]$.
- The jitter in a real clock generated on chip (using a VCO) is not white. see accumulated noise model in the cherry's paper on jitter in CT $\Delta\Sigma$ modulators.




• In the oversampling case:

In-band SNR due to jitter limitations = $\frac{1}{\sigma_j^2 \cdot \omega_{in}^2 \cdot OSR}$



$\Rightarrow SNR_j = -20 \log_{10} (2\pi f_m \sigma_j \cdot OSR)$

• In DT $\Delta\Sigma$ implemented using switched-capacitor circuits, the settling is exponential.

\Rightarrow The feedback current (DAC) look like a fast exponentially decaying pulse.



\Rightarrow The error in the amount of charge feedback due to the variation in DAC pulse-width (T_s) is negligible.



\Rightarrow Effect of pulse width variation is ignored in DT DSM



\Rightarrow Straightforward in DT-DSM \rightarrow only sampling jitter.

CT $\Delta\Sigma$ Jitter:

- In a CT $\Delta\Sigma$ where does sampling occur?
 - ↳ The input is sampled inside the modulator after the loop-filter $L(s)$, within the ADC.

Digression:


① The ideal sampler/quantizer is shown as:



• same clock defines the sampling instances of the ADC as well as the DAC.

- Input is sampled in the ADC
 - ↳ ADC output is "sampled" by the DAC
 - ↳ the DAC puts out a pulse equivalent to the ADC output code.



② The Real Sampler/Quantizer:




- ADC needs finite time for conversion
- DAC is clocked ' τ ' delay later
- The clock is jittery.
- Also, to reduce the effect of DAC element mismatch DEM/DWA logic is used which introduces additional delay.

Types of DACs


DAC input v_{in}



NRZ DAC output



RZ DAC output
pulse height is 2x than in NRZ




Switched-Capacitor DAC
output
pulse height is much larger than NRZ DAC.


* There are many other DAC waveforms possible.

Clock jitter in NRZ DACs


Jittery DAC output



Ideal output



Error due to jitter



* Error waveform depends only on the change in the height


↳ depends upon the jumps in the adjacent modulator output codes $V[n]$

* With multibit quantizer, the LSB jumps are smaller

↳ error due to jitter is smaller

* Large OBG \Rightarrow larger jumps in the outputs
 ↳ more error due to jitter.

Clock jitter in RZ DACs:



Comparison:

- * Error depends upon the height and number of transitions in the DAC output waveform
- * NRZ DACs have a transition height $(y[n] - y[n-1])$, one transition every T_s
- * RZ DACs have a transition height $2y[n]$, two transitions every T_s .
- * RZ DACs are much more sensitive to clock jitter
 - ↳ 4x times worse than NRZ DACs
 - ↳ height is always fixed \Rightarrow no $\Delta y[n]$ benefit
- * Multibit NRZ DACs have good jitter performance
- * Switched-capacitor DACs have very small DAC reconstruction error but their pulse height is much larger \Rightarrow opamp slewing issues.

Effect of Jitter on SNR: Assuming NRZ DAC pulse

$$e_j[n] \triangleq \underbrace{(v[n] - v[n-1])}_{dv} \frac{\Delta t[n]}{T_s}$$

⇒ Noise variance

$$\sigma_{e_j}^2 = \sigma_{dv}^2 \cdot \frac{\sigma_{\Delta t}^2}{T_s^2} \rightarrow \text{white noise process}$$

$$\Rightarrow v[n] = u[n] + e_q[n] \otimes h[n]$$

NTF's impulse response

↳ shaped quantization noise

$$\Rightarrow v[n] - v[n-1] = u[n] - u[n-1] + (e_q[n] - e_q[n-1]) \otimes h[n]$$

Assuming slowly varying input, due to oversampling

$$u[n] \approx u[n-1]$$

$$dv[n] = v[n] - v[n-1] \approx (e_q[n] - e_q[n-1]) \otimes h[n]$$

$$\Rightarrow \sigma_{dv}^2 \approx \left(\frac{\sigma_{LSB}^2}{\pi} \right) \int_0^{\pi} |(1 - e^{-j\omega}) NTF(e^{j\omega})|^2 d\omega$$

$e_q[n]$ is a white sequence with mean square value σ_{LSB}^2
 ↳ Parseval's theorem

⇒ The in-band noise due to jitter (J) is

$$J \approx \frac{\sigma_{\Delta t}^2}{T_s^2} \cdot \frac{\sigma_{LSB}^2}{\pi \text{OSR}} \int_0^{\pi} |(1 - e^{-j\omega}) NTF(e^{j\omega})|^2 d\omega$$

$$J = \frac{\sigma_{\Delta T_s}^2}{T_s^2} \cdot \frac{\sigma_{LSB}^2}{\pi OSR} \int_0^{\pi} |(1 - e^{-j\omega}) NTF(e^{j\omega})|^2 d\omega$$

Observations:

- * The NTF at high frequencies ($\omega = \pi$) contributes most to J
 \Rightarrow NTFs with high OBG result in more jitter noise
- * Smaller LSB, leads to less jitter noise \Rightarrow multibit NRZ modulators are less sensitive to jitter.
- * $\left(\frac{\sigma_{\Delta T_s}^2}{T_s^2}\right)$ is more significant at higher ^{sampling} frequencies when T_s is small and $\sigma_{\Delta T_s}^2$ is nearly fixed.
 \hookrightarrow depends upon the clock source.

Example Calculations:

Assume audio $\sigma\Delta\Sigma$ modulator, $BW = 24 \text{ kHz}$

* $OSR = 64$, $\Rightarrow f_s = 3.072 \text{ MHz}$, $N = 4$ bit quantizer

* Maximum input range of quantizer = $2V$

$$\Rightarrow \text{LSB size} = \frac{2}{16} \Rightarrow \sigma_{\text{LSB}}^2 = \frac{\Delta^2}{12} = \frac{(2/16)^2}{12}$$

* Assume a clock source with 100 ps RMS jitter
 $\Rightarrow \sigma_{\Delta T_c} = 100 \text{ ps}$

Solving the integral we get

$$J = (1.28 \mu\text{V})^2$$

$$MSA = 0.83 V_{pk}$$

\Rightarrow Signal to jitter noise ratio

$$SJNR = 20 \log \left(\frac{0.83/\sqrt{2}}{1.28 \mu\text{V}} \right) = 113 \text{ dB}$$

$\Rightarrow 100 \text{ ps}$ rms jitter is not an issue for 15-bit resolution.

Reference: Reddy [2007]