

ECE 615 - Lecture 21


Note Title

3/29/2016

Multistage Modulators: So far \rightarrow Single-loop $\Delta\Sigma$ modulator

* OSR $\uparrow \rightarrow$ SNR \uparrow ($ENOB \uparrow$)

e.g. BW = 80 MHz (802.11ac)




Can't increase OSR much further: $f_s = 640$ MHz in 65-nm CMOS
OSR = 4

what if order P

MSA \downarrow due to stability issues.

L-O Cascade of $\Delta\Sigma$ Modulator



* L^{th} -order $\Delta\Sigma$ in the 1st stage followed by
 $(L_0^{\text{th}}\text{-order})$ ADC as the 2nd stage \Rightarrow Nyquist rate ADC
 ↳ L-0 cascade
 3. pipelined or SAR ADC

\Rightarrow combine V_1 & V_2 to cancel out E_1

$$\Rightarrow H_1(z) = z^{-k} \Rightarrow \text{match the latency of the 2nd stage}$$

$$\Rightarrow H_2(z) = ??$$

$$V(z) = H_1(z) V_1(z) - H_2(z) V_2(z)$$

$$= \underbrace{z^{-k}}_{H_1} \left(\text{STF}_1 \cdot U + \text{NTF}_1(z) E_1 \right) - H_2(z) \cdot \underbrace{z^{-k}}_{\substack{\text{delay of ADC}_2 \\ \therefore V_2 = E_1}} \left(E_1 + E_2 \right)$$

$$= \bar{z}^R STF_1 \cdot U + \left(\bar{z}^R NTF_1(z) - \bar{z}^R H_2(z) \right) E_1$$

- $H_2(z) \cdot \bar{z}^R \cdot E_2$


$\downarrow = 0$

$$H_2(z) \stackrel{\Delta}{=} NTF_1(z)$$

$$\Rightarrow V(z) = \underbrace{\bar{z}^R \cdot STF_1(z) \cdot U(z)}_{\text{pink box}} - \underbrace{\bar{z}^R NTF_1(z) \cdot E_2(z)}_{\text{pink box}}$$

$$NTF(z) = NTF_1(z) \cdot \bar{z}^p$$

\hookrightarrow PSD of $E_2(z)$ is much smaller than that of $E_1(z)$



↳ Significant gain in SNR (ideally)

for perfect "noise cancellation"

$$H_{2d}(z) = NTF_{1a}(z)$$

end up with


$$E_1(NTF_{1a} - H_{2d})$$

↳ worse quantization noise leakage


switched capacitor
analog

changes b'coz of Opamp non-idealities

Ideal



Realistic




Eventually a trade-off between
power consumption & quantization noise leakage

Cascaded $\Delta\Sigma$ Modulator (MASH)

"Multistage Noise Shaping" modulator = MASH

- second stage in the cascade is another $\Delta\Sigma$ Modulator



$$V(z) = H_1 V_1 - H_2 V_2$$


$$= H_1 (STF_1 \cdot u + NTF_1 \cdot E_1) - H_2 (STF_2 \cdot E_1 + NTF_2 \cdot E_2)$$

$$= (H_1 \cdot STF_1 \cdot U - \boxed{H_2 \cdot NTF_2 \cdot E_2}) + (\cancel{H_1 \cdot NTF_1} - \cancel{H_2 \cdot STF_2}) \cdot E_1^0$$

Cancel $E_1(z)$

for R_1 cancellation

$$H_1 \cdot NTF_1 \stackrel{\Delta}{=} H_2 \cdot STF_2$$



$$H_1 \stackrel{\Delta}{=} STF_2$$

$$H_2 \stackrel{\Delta}{=} NTF_1$$

$$NTF_{MASH} = NTF_1 \cdot NTF_2$$

$2-1 \rightarrow 3$ ^{order} ~~MASH~~ noise shaping


$2-2 \rightarrow 4$

$2-2-1 \rightarrow 5$

$\cancel{2-2-2} \rightarrow$ diminishing returns

$1-1 \rightarrow$ first stage \rightarrow avoid 1st order Modulator

1-bit ΔΣ modulator



6-bit resolution



PWM

