

ECE615 Mixed-Signal IC Design Discrete-Time ΔΣ Modulator Implementation

Vishal Saxena (vishalsaxena@boisestate.edu)

Analog Mixed Signal IC Laboratory Boise State University

Review: A ΔΣ ADC System



Review: MOD1



Review: MOD2



Review: Simulated MOD2 PSD

Input at 50% of FullScale



Example Design: 2nd-order Modulator

Parameter	Symbol	Value	Units
Bandwidth	f _B	1	kHz
Sampling Frequency	f _s	1	MHz
Signal-to-Noise Ratio	SNR	100	dB
Supply Voltage	VDD	3	V



NTF Design

Block Diagram



- Summation blocks
- Delaying and non-delaying discrete-time
- □ integrators
- Quantizer (1-bit)
- □ Feedback DACs (1-bit)
- Decimation filter (not shown)
 - Digital and therefore "easy"

Switched-Capacitor Integrator



Switched-Capacitor Integrator contd.









Switched-Capacitor Integrator contd.

$$q_{2}(n+1) = q_{2}(n) + q_{1}(n)$$

 $z Q_{2}(z) = Q_{2}(z) + Q_{1}(z)$
 $Q_{2}(z) = \frac{Q_{1}(z)}{z-1}$

This circuit integrates charge

• Since
$$Q_1 = C_1 V_{in}$$
 and $Q_2 = C_2 V_{out}$
$$\frac{V_{out}(z)}{V_{in}(z)} = \frac{C_1 / C_2}{z - 1}$$

 Note that the voltage gain is controlled by a ratio of capacitors

With careful layout, 0.1% accuracy is possible.

Summation and Integration



Adding an extra input branch accomplishes addition, with weighting

1-bit DAC + Summation + Integration



 \Box 1-bit DAC by switching between references (+/- V_{ref})

Fully-Differential Integrator



Non-Delaying Integrator

Single-ended circuit:





Non-Delaying Integrator contd.



 $v_{out}(n+1)$





 $v_{out}(n)$

Vout

Non-Delaying Integrator contd.

$$q_{2}(n+1) = q_{2}(n) - q_{1}(n+1)$$

$$z Q_{2}(z) = Q_{2}(z) - z Q_{1}(z)$$

$$\frac{Q_{2}(z)}{Q_{1}(z)} = -\frac{z}{z-1}$$

$$\frac{V_{out}(z)}{V_{in}(z)} = -\left(\frac{C_{1}}{C_{2}}\right)\frac{z}{z-1}$$

Delaying (and inverting) integrator

Half-Delay Integrator



Half-Delay Integrator

- Output is sampled on a different phase than the input
- □ Some use the notation to denote the shift in sampling time

$$H(z) = \frac{z^{-1/2}}{z-1}$$

- An alternative method is to declare that the border between time n and n+1 occurs at the end of a specific phase, say ϕ_2
- A circuit which samples on ϕ_1 and updates on ϕ_2 is non-delaying, i.e. H(z) = z/(z-1)

whereas a circuit which samples on φ_2 and updates on φ_1 is delaying, i.e. H(z) = 1/(z-1)

Timing in a $\Delta\Sigma$ Modulator

- The safest way to deal with timing is to construct a timing diagram and verify that the circuit implements the desired difference equations
- **E.g. MOD2**:



Difference Equations:

Eq.0:
$$v(n) = Q(x_2(n))$$

Eq.1: $x_1(n + 1) = x_1(n) - v(n) + u(n)$
Eq.2: $x_2(n + 1) = x_2(n) - v(n) + x_1(n + 1)$



Switched-Capacitor Realization



Difference Equations:

Eq.0:
$$v(n) = Q(x_2(n))$$

Eq.1: $x_1(n + 1) = x_1(n) - v(n) + u(n)$
Eq.2: $x_2(n + 1) = x_2(n) - v(n) + x_1(n + 1)$



Signal Swing

- So far, we have not paid any attention to how much linear swing the op amps can support, or to the magnitudes of u, V_{ref} , x_1 and x_2
- □ For simplicity, assume:
 - the full-scale range of u is +/-1V
 - the opamp swing is also +/-1V and

□ We still need to know the ranges of x_1 and x_2 in order to accomplish *dynamic-range scaling*

Dynamic Range Scaling

- In a linear system with known state bounds, the states can be scaled to occupy any desired range
- □ Use state-space similarity transform for dynamic range scaling



The state scaled by 1/k



State Swings in MOD2

Using linear theory



□ If u is constant and E is white with power $\sigma_e^2 = 1/3$, then

- Mean $(x_1) = u$ and $\sigma_{x1}^2 = 2\sigma_e^2 = 2/3$
- Mean (x₂) = u and $\sigma_{x1}^2 = 5\sigma_e^2 = 5/3$

Simulated Histograms



Scaled MOD2

Take $||x_1||_{\infty}=3$ and $||x_2||_{\infty}=9$

- The first integrator should not saturate
- The second integrator will not saturate for DC inputs up to -3 dBFS and possibly as high as -1 dBFS.
- Our scaled version of MOD2 is then



First Integrator (INT1)

Share Input and Reference Caps



□ What is the optimal value for C ?

Obtaining the Coefficients

```
H = synthesizeNTF(2,500,0,2);
form = 'CIFB';
[a,g,b,c] = realizeNTF(H,form);
b(2:end) = 0;
ABCD = stuffABCD(a,g,b,c,form);
[ABCDs umax] = scaleABCD(ABCD);
[a,g,b,c] = mapABCD(ABCDs,form);
```

Voltage Scaling from the Toolbox

Translation of toolbox block diagram to a practical circuit.

- Toolbox assumes the input of a single-bit modulator ranges from -1 to +1
- The default DRS is also such that the integrator states occupy the [-1,1] range
- The toolbox quantizer LSB size is 2 units
- However, in analog circuits the range must have physical units and match the voltage limits set by the technology
- **Example:**
 - Lets say the FS input is 3V, whereby the toolbox value is 2
 - Lets assume that the amplifier supports a diff swing of 2Vpp (same as the toolbox)

Voltage Scaling Example

Example:

- Lets say the FS input is 3V, whereby the toolbox value is 2
- Lets assume that the amplifier supports a diff swing of 2Vpp (same as the toolbox)





Relationship between the circuit variables and the state variables are

$$x_{1} = \frac{v_{x1}}{1 \text{ V}},$$
$$u = \frac{v_{in} - 1.5 \text{ V}}{1.5 \text{ V}}$$
$$v = 2v_{d} - 1$$

Voltage Scaling Example contd.

The difference equation we need to implement is

$$x_1(n+1) = x_1(n) + b_1 u(n) - a_1 v(n)$$

where $a_1 = b_1 = 1/4$. The circuit equation becomes

$$v_{x1}(n+1) = v_{x1}(n) + \frac{b_1[v_{in}(n) - 1.5 \text{ V}]}{1.5} - a_1[2v_d(n) - 1] \cdot 1 \text{ V}$$
$$= v_{x1}(n) + \frac{v_{in}(n)}{6} - 0.5 \text{ V} \cdot v_d(n)$$

The equation from the circuit implementation

$$v_{x1}(n+1) = v_{x1}(n) + \frac{2C_1}{C_2}v_{in}(n) - \frac{2C_1}{C_2}V_{DD}v_d(n)$$

The capacitor ratio of the input and integrating capacitors needs to be

$$C_1/C_2 = 1/12.$$

With $V_{DD} = 3 \text{ V}$, the above ratio also gives the correct coefficient for v_{d} .

Aug 27, 2013

Thermal - kT/C - Noise



□ From ECE 614 Noise Analysis:

Regardless of the value of *R*, the mean square value of the voltage on *C* is

$$\overline{v_n^2} = \frac{kT}{C}$$

where $k = 1.38 \times 10-23$ J/K is *Boltzmann's constant* and *T* is the temperature in Kelvin

Noise in SC Integrator

- **Each charge/discharge operation has a random component**
 - The amplifier plays a role during phase 2, but lets assume that the noise in both phases is just kT/C.
- For a given cap, these random components are essentially uncorrelated, so the noise is white



Noise in SC Integrator contd.

This noise charge is equivalent to a noise voltage with ms value $v_n^2 = 2kT/C_1$ added to the input of the integrator:



- This noise power is spread uniformly over all frequencies from 0 to $f_s/2$
- The power in the signal band [0, $f_{\rm B}$] is $v_{\rm n}^2$ /OSR

Differential Noise



- □ Twice as many switched caps
 ⇒ twice as much noise power
- **The input-referred noise power in our differential integrator is**
- $\Box \qquad V_n^2 = 4kT/C_1$

INT1 Cap Sizes

For SNR = 100 dB @ –3-dBFS input

The signal power is

$$\overline{V_{s}^{2}} = \frac{1}{2} \cdot \frac{(1 \ V)^{2}}{2} = 0.25 \ V^{2}$$

-3 dBFS $\frac{A^{2}}{2}$

- Therefore we want $\overline{v_{n, \text{ in-band}}^2} = 0.25 \times 10^{-10} \text{ V}^2$
- Since $\overline{v_{n, \text{ in-band}}^2} = \overline{v_n^2} / OSR$

$$C_1 = \frac{4kT}{\overline{v_n^2}} = 1.33 \text{ pF}$$

If we want 10 dB more SNR, we need 10x caps

Second Integrator (INT2)

Separate Input and Feedback Caps



2nd Integrator Cap Sizes

 In-band noise of second integrator is greatly attenuated

$$\omega_{\rm B} = \frac{\pi}{OSR}$$
INT1 gain @ pb edge: $A = \frac{1/3}{\omega_{\rm B}} = \frac{OSR}{3\pi}$
INT2 noise attenuation: $> OSR \cdot A^2 \approx 10^6$

- ⇒ Capacitor sizes not dictated by thermal noise
- Charge injection errors and desired ratio accuracy set absolute size

A reasonable size for a small cap is currently ~10 fF.

Behavioral Schematic for SwitCap MOD2



Verification

- Open-loop Verification
- Loop filter
- Comparator
 - In case of a single-bit integrator only polarity and timing can go wrong
- Closed-loop Verification
 - Swing of internal states
 - Spectrum: SQNR, STF gain
 - Sensitivity, start-up, overload recovery,...

Loop-Filter Check - Theory

Open-loop the feedback loop, set u=0, and drive an impulse through the feedback path

$$U = 0 \implies Z_{z-1} \xrightarrow{X_1} \implies 1 \xrightarrow{X_2} Q \xrightarrow{Y_1} \xrightarrow{Y_2} Q \xrightarrow{Y_2} X_1 \xrightarrow{Y_2} Q \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} Q \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} Q \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} Q \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} \xrightarrow{Y_2} X_2 \xrightarrow{Y_2} \xrightarrow{$$

If y=x2 is as predicted then the open-loop response, -L(z), is correct
 => The correct NTF will be realized by the circuit

Loop-Filter Check - Simulation

□ But....



© Vishal Saxena

Loop-Filter Check - Specifics

- An impulse response is {1,0,0,0}, but a binary DAC can only output +/-1, i.e. it can't produce a zero
- Q: So how can we determine the impulse response of the loop filter through simulation?
- A: Do two simulations: one with v={-1,-1,-1,....} and one with v={+1,-1,-1,...}.
- □ Then take the difference.
- According to linear superposition, the result is the response to v={2,0,0,...}, so divide by 2.
 - To keep the integrator states from growing too quickly, one could also use v={-1,-1,+1,-1,...} and then v={+1,-1,+1,-1,...}

Simulated State Swings

-3-dBFS ~300-Hz sine wave



Rookie Spectrum



Professional Spectrum

□ SNDR dominated by -109-dBFS 3rd harmonic

Professional Spectrum



Aug 27, 2013

Implementation Summary

- 1. Choose a viable SC topology and manually verify timing
- 2. Do coefficient quantization and dynamic-range scaling
 - You now have a set of capacitor ratios.
 - Verify operation: loop filter, timing, swing, spectrum.
- 3. Determine absolute capacitor sizes
 - Verify noise.
- 4. Determine op-amp specs and construct a transistorlevel schematic
 - Verify everything.
- 5. Layout, fabricate, debug, publish/market!

Building Block - Opamp

 Folded-cascode op-amp with switched-capacitor commonmode feedback



Effect of Finite Opamp Gain

Linear Theory

- Suppose that the amplifier has finite DC gain A.
 Define μ = 1/A.
- To determine the effect on the integrator pole, let's look at our SC integrator with zero input:



Effect of Finite Opamp Gain

• A fraction of q_2 leaks away each clock cycle: $q_2(n+1) = (1-\epsilon)q_2(n),$

where $\varepsilon = \mu C_1 / C_2$

- Thus, the integrator is lossy, with a pole at z = 1 - ε
- Q: How big can ε get before the effect becomes significant?



Opamp Gain Requirement

Linear Theory

 According to the linear theory, finite op amp gain should not degrade the noise significantly as long as

 $A > (C_1 / C_2)(OSR / \pi)$

- For our implementation of MOD2, in which C₁/C₂ = 1/4 and OSR = 500, this leads to A > 40 = 32 dB, which is quite a lax requirement!
- As OSR is decreased, the gain requirement goes down

Opamp Transconductance

Settling time

Model the op amp as a simple g_m:



This is a single-time-constant-circuit with
 τ = C_{eff}/(βg_m)

Opamp Settling Requirements

- If g_m is linear, incomplete settling has the same effect as a coefficient error and thus g_m can be very low
- In practice, the g_m is not linear and we need to ensure nearly complete settling
- As a worst case scenario, let's require transients to settle to 1 part in 10⁵

This should be more than enough for –100 dBc distortion.

Opamp Settling Requirements contd.

- If linear settling is allocated 1/4 of a clock period, we want $\exp\left(-\frac{T/4}{\tau}\right) = 10^{-5}$, or $\tau = \frac{T}{4\ln 10^5} = 20$ ns and thus $g_m = \frac{C_{eff}}{\beta \tau} = \frac{C_{eff}}{\beta} 4 f_s \ln 10^5$
- For INT1 of our MOD2:

$$C_{eff} = 0.5 \left(\frac{4p \cdot 1.33p}{4p + 1.33p} + 30f \right) = 0.5 pF^*$$

 $\beta = 3/4$
 $f_s = 1 MHz$
 $g_m = 30 \mu A/V$

*. 0.5 comes from the single-ended to differential translation.

 \rightarrow

Opamp Slewing

• The maximum charge transferred through C1 is

$$u_{p,max} = 0.5 V$$
 C1
 $q_{max} = C_1 \cdot 1V = 1.33 pC$
 $v_{refn} = -0.5 V$

 If we require the slew current to be enough to transfer q_{max} in 1/4 of a clock period, then

$$I_{slew} = \frac{q_{max}}{T/4} \approx 5 \ \mu A$$

Opamp Design – Bias Current



Slew constraint dictates I>5uA

Aug 27, 2013