# Delta-Sigma Analog-to-Digital Converters Recent Advances

Vishal Saxena, Boise State University (vishalsaxena@boisestate.edu)

IEEE MWSCAS Aug 5, 2012

BOISE®STATE

# Employ Loop Delay > 1 Clock Cycle



IEEE MWSCAS Aug 5, 2012

### High-Performance CT- $\Delta\Sigma$

### 3.1 A 14b 20mW 640MHz CMOS CT $\Delta\Sigma$ ADC with 20MHz Signal Bandwidth and 12b ENOB

G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, V. Melini





IEEE MWSCAS Aug 5, 2012

### 4 GHz Multi-bit CT- $\Delta\Sigma$ without DEM

### 27.1 A 4GHz CT $\Delta\Sigma$ ADC with 70dB DR and -74dBFS THD in 125MHz BW

Muhammed Bolatkale<sup>1</sup>, Lucien J. Breems<sup>1</sup>, Robert Rutten<sup>1</sup>, Kofi A.A. Makinwa<sup>2</sup>





RBW = 12.2 kHz

0

IEEE MWSCAS Aug 5, 2012

### 3.6 GHz Single-bit CT- $\Delta\Sigma$ with FIR DAC

#### 8.6 A 15mW 3.6GS/s CT- $\Delta\Sigma$ ADC with 36MHz Bandwidth and 83dB DR in 90nm CMOS

Pradeep Shettigar, Shanthi Pavan

Indian Institute of Technology, Madras, India





IEEE MWSCAS Aug 5, 2012

### Phase-Domain Integrator and Quantizer

#### 9.5 A 0.13 $\mu$ m CMOS 78dB SNDR 87mW 20MHz BW CT $\Delta\Sigma$ ADC with VCO-Based Integrator and Quantizer

Matt Park<sup>1</sup>, Michael Perrott<sup>2</sup>



Specification	Value	
Sampling Frequency	900MHz	
Input Bandwidth	20MHz	
Peak SNR	\$1.2dB	
Peak SNDR	78.1dB	
Analog Power	69mW (1.5V)	
Digital Power	18mW (1.5V)	
$FOM = power/(2*BW*2^{ENOB})$	330fJ/conv.	
Active Area	0.45mm <sup>2</sup>	
Technology	0.13um IBM CMOS	



Explicit DWA for NRZ DAC's







IEEE MWSCAS Aug 5, 2012

# VCO Quantizer-based All-Digital $\Delta\Sigma$

### 16.4 A Mostly Digital Variable-Rate Continuous-Time ADC $\Delta\Sigma$ Modulator

Gerry Taylor<sup>1,2</sup>, Ian Galton<sup>1</sup>





# Assisted Opamp for Linearity Improvement

### Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique

Shanthi Pavan, Member, IEEE, and Prabu Sankar



### Assisted Opamp for SCR DAC CT- $\Delta\Sigma$

#### With Switched-Capacitor Feedback DACs Shanthi Pavan, Member, IEEE u<u>(t)</u> g Rest of y(t) y[k] v[k] Loop Filter i(t) DAC i(t) gv[n] NRZ DAC (with jitter) g х (n + 1) t/Ts n (a) ZOH v[n+1] v[n]g<sub>d</sub> $\delta t/T_{\rm S}$ i(t) SCR DAC (b) (with jitter) ${}^{\varphi_1}\mathsf{v}$ gd х w t/T<sub>s</sub> n (n + 1) i(t) $\phi_1$ **\$**<sub>2</sub> v[n+1]g<sub>d</sub>

Alias Rejection of Continuous-Time  $\Delta\Sigma$  Modulators



IEEE MWSCAS Aug 5, 2012

# DC-RF Tunable $\Delta\Sigma$ ADC

8.3 A DC-to-1GHz Tunable RF  $\Delta \Sigma$  ADC Achieving DR = 74dB and BW = 150MHz at  $f_0 = 450MHz$ Using 550mW

dBFS/NBW, dB NBW=366.2kHz Hajime Shibata<sup>1</sup>, Richard Schreier<sup>1</sup>, Wenhua Yang<sup>2</sup>, Ali Shaikh<sup>2,3</sup>, 600 0 200 400 800 1000 1200 1400 1600 1800 2000 Frequency (MHz) Donald Paterson<sup>2</sup>, Trevor Caldwell<sup>1</sup>, David Alldred<sup>1</sup>, Ping Wing Lai<sup>2</sup> dBFS/NBW, dB fo = 450 MHz, BW = 100 MHz -50 -100 NBW=366.2kHz 0 200 400 1000 1200 1400 600 800 1600 1800 2000 Frequency (MHz) 80-170Ω fo = 1 GHz, BW = 75 MHz 120-201 BB -100 NBW=366.2kHz -₩ 200 400 600 800 1000 1200 1400 1600 1800 2000 0.8-4pF Frequency (MHz) B1 120-340Ω FLAS AC7 100-5kΩ (250-8kΩ) AC4b DAC3b DAC5 DAC6 ATI A AC3 16 DAC1

 $f_0 = 0$  MHz, BW = 150 MHz

# Future Looking Ideas in CT- $\Delta\Sigma$ ADCs

- CT-ΔΣ ADCs are in their infancy, and scope for innovation is great
- Direct RF-Digital Conversion
- □ Multi-band, Multi-Standard, Reconfigurable ADCs
- Cognitive Radios
- □ Cascaded (MASH) DSM: LP, BP and Quadrature
  - Digital Calibration of Circuit Errors
- **□** Parallel  $\Delta\Sigma$  ADC (Frequency Band Decomposition)
- VCO Quantizers and Time/Phase domain signal processing