




# Delta-Sigma Analog-to-Digital Converters

*Recent Advances*

Vishal Saxena, Boise State University  
([vishalsaxena@boisestate.edu](mailto:vishalsaxena@boisestate.edu))

# Employ Loop Delay $> 1$ Clock Cycle








# 4 GHz Multi-bit CT- $\Delta\Sigma$ without DEM

## 27.1 A 4GHz CT $\Delta\Sigma$ ADC with 70dB DR and -74dBFS THD in 125MHz BW

Muhammed Bolatkale<sup>1</sup>, Lucien J. Breems<sup>1</sup>, Robert Rutten<sup>1</sup>,  
Kofi A.A. Makinwa<sup>2</sup>







# 3.6 GHz Single-bit CT- $\Delta\Sigma$ with FIR DAC

## 8.6 A 15mW 3.6GS/s CT- $\Delta\Sigma$ ADC with 36MHz Bandwidth and 83dB DR in 90nm CMOS

Pradeep Shettigar, Shanthi Pavan


Indian Institute of Technology, Madras, India







# Phase-Domain Integrator and Quantizer

## 9.5 A 0.13 $\mu\text{m}$ CMOS 78dB SNDR 87mW 20MHz BW CT $\Delta\Sigma$ ADC with VCO-Based Integrator and Quantizer

Matt Park<sup>1</sup>, Michael Perrott<sup>2</sup>



Specification	Value
Sampling Frequency	900MHz
Input Bandwidth	20MHz
Peak SNR	81.2dB
Peak SNDR	78.1dB
Analog Power	69mW (1.5V)
Digital Power	18mW (1.5V)
FOM = power/(2*BW*2 <sup>ENOB</sup> )	330fJ/conv.
Active Area	0.45mm <sup>2</sup>
Technology	0.13 $\mu\text{m}$ IBM CMOS








# VCO Quantizer-based All-Digital $\Delta\Sigma$

## 16.4 A Mostly Digital Variable-Rate Continuous-Time ADC $\Delta\Sigma$ Modulator



Gerry Taylor<sup>1,2</sup>, Ian Galton<sup>1</sup>



# Assisted Opamp for Linearity Improvement

## Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique

Shanthi Pavan, *Member, IEEE*, and Prabu Sankar










# Assisted Opamp for SCR DAC CT- $\Delta\Sigma$

## Alias Rejection of Continuous-Time $\Delta\Sigma$ Modulators With Switched-Capacitor Feedback DACs



Shanthi Pavan, Member, IEEE



# DC-RF Tunable $\Delta\Sigma$ ADC

## 8.3 A DC-to-1GHz Tunable RF $\Delta\Sigma$ ADC Achieving DR = 74dB and BW = 150MHz at $f_0 = 450$ MHz Using 550mW

Hajime Shibata<sup>1</sup>, Richard Schreier<sup>1</sup>, Wenhua Yang<sup>2</sup>, Ali Shaikh<sup>2,3</sup>, Donald Paterson<sup>2</sup>, Trevor Caldwell<sup>1</sup>, David Alldred<sup>1</sup>, Ping Wing Lai<sup>2</sup>



# Future Looking Ideas in CT- $\Delta\Sigma$ ADCs

- ❑ CT- $\Delta\Sigma$  ADCs are in their infancy, and scope for innovation is great
- ❑ Direct RF-Digital Conversion
- ❑ Multi-band, Multi-Standard, Reconfigurable ADCs
- ❑ Cognitive Radios
- ❑ Cascaded (MASH) DSM: LP, BP and Quadrature
  - Digital Calibration of Circuit Errors
- ❑ Parallel  $\Delta\Sigma$  ADC (Frequency Band Decomposition)
- ❑ VCO Quantizers and Time/Phase domain signal processing