


ECE 614 - Lecture 26


Note Title

12/4/2014



4-bit SAR


Capacitors sample the input, V_{in} , when $\phi_1 \Rightarrow 1$



$$Q_{in} = 16C V_{in}$$

$$\text{total } C_p = 8 + 4 + 2 + 1 + 1 = 16C$$

$$2^N C$$



$$Q = V_{in} \cdot 16C = (V_R - V_x) C_4 + (0 - V_x) (C_3 + C_2 + C_1 + C)$$


$$= V_R \cdot 8C - V_x \cdot 16C$$

$$V_x = \frac{V_R \cdot 8C - V_{in} \cdot 16C}{16C} = \frac{V_R}{2} - V_{in}$$

$$V_x = \frac{V_R}{2} - V_{in}$$


MSB Test:

V_x



If $V_x < 0$, $V_{in} > \frac{V_R}{2} \Rightarrow \text{MSB} = 1$ & C_4 remains connected to V_R
 $\text{SAR} \leftarrow \boxed{1}100$

If $V_x > 0$, $V_{in} < \frac{V_R}{2} \Rightarrow \text{MSB} = 0 \Rightarrow$ switch C_4 to ground
 $\text{SAR} \leftarrow \boxed{0}100$





Still the
"charge" at V_x
is conserved

$$V_{in} \cdot 16C = (V_R - V_x)(C_1 + C_2) + (0 - V_x)(2C + C + C)$$

$$= 12C V_R - 16C V_x$$

$$\Rightarrow V_x = \frac{3}{4} V_R - V_i$$

Skip



$$Q = V_+ - V_- = CV_1$$

if $V_x < 0 \Rightarrow V_i > \frac{3}{4}V_R \Rightarrow C_3$ remains connected to V_R
SAR $\leftarrow$ 1110

if $V_x > 0 \Rightarrow$ then $V_i < \frac{3}{4}V_R \Rightarrow C_3$ is switched to ground
SAR $\leftarrow$ 1010

$V_R \neq$ set by V_{FS}

4 limited by the switch linearity

usually half clock cycle is for charge redistribution
other half clock cycle is for comparison + digital logic

Note that V_x always converges to 0.

↳ V_{os} of the comparator plays a role