


ECE 614 - Lecture 20


Note Title

11/13/2012

offset cancellation



output offset cancellation





* During CLK phase
Large A_v

* $A_v V_{os}$ can saturate
the amplifier

$$\underline{\underline{A_v \geq 10}}$$


Input offset Storage

During CLK phase




$$(V_{out} - V_{os}) (-A_v) = V_{out}$$

$$\Rightarrow V_{out} = \frac{A_v}{1 + A_v} V_{os} \approx \underline{\underline{V_{os}}}$$



x caps in the signal path
↳ limits the settling speed.




How to estimate V_1 ?


Comparators

* clocked (regenerative) $\leftarrow$ ADC's


* asynchronous comparators



@ CLK {
if $V_{in} > V_{ref} \Rightarrow V_{out} = 1$
else $\Rightarrow V_{out} = 0$ }




Idea 1:




$$\text{resolvable input} = \frac{V_{DD}}{A_v^n}, \quad f_{uB} = f_0 \sqrt{2^{V_N} - 1}$$


Idea 2:



for $v_o > 0$, inject current




for $v_o < 0$, sink current



$$i_c = C \frac{dv_c}{dt} = g v_c$$

$$v_c(t) = v_0 e^{+t \frac{g}{C}}$$

$$\tau = \frac{C}{g}$$



$\Rightarrow$ true feedback
* Regenerative Comparator

$\Rightarrow$ settling speed $\propto v_0$



* metastability

$$\text{minimum resolvable input} = \frac{V_{DD}}{e^{T G/c}}$$




$$T_{\text{regeneration}} < T_s/2$$


"T"

$$\tau_c = \frac{c}{G} \Leftarrow \text{time-constant}$$




* Differential transconductor
 ↳ several possible circuits
 topologies





~~x~~ Static power
issue

Solution: Disable the Latch
during ϕ_2



V_x, V_y

