



ECE 614 - Lecture 1

①

* Advantages of fully differential circuits over their single-ended counterparts

Single-ended signal




Common-mode level : $V_{CM} = \frac{V_{O1} + V_{O2}}{2}$ ← center potential in differential signalling




differential signal : $V_d = (V_{O1} - V_{O2})$

- Advantages:
- * Rejects common mode disturbances or CM-noise
↳ supply noise or clock coupling.
 - * 2x ~~higher~~ signal swing
 - * rejects ~~odd~~ even-order distortion (harmonics)

Half Circuit Analysis Review:



⇒




$$V_{out1} = -g_m(R_D || r_{o1}) \cdot \frac{v_{id}}{2}$$


$$V_{out2} = -g_m(R_D || r_{o2}) \left(-\frac{v_{id}}{2}\right)$$

$$\Rightarrow V_{out1} - V_{out2} = -g_m(R_D || r_o) v_{id}$$





$$\Rightarrow A_{v, DM} = -g_m(R_D || r_o)$$



$v_{out1} = v_{out2}$
by symmetry.
→ Short the nodes together



$$\Rightarrow A_{v,cm} = - \frac{R_D/2}{(2g_m)^{-1} + R_{SS}}$$



In some circuits we short the input and output during operation.

↳ differential negative feedback


Here, input and output CM levels are well defined

$$\Rightarrow V_{DD} - \frac{I_{SS}}{2} \cdot R_D$$

Now, let's replace the load resistors by a PMOS current source. to increase the differential voltage gain

⇒ In high-gain amplifiers, the output CM-level is quite sensitive to device mismatch and cannot be stabilized by differential feedback.

⇒ A CM-feedback network is required to set the output CM level at a defined level $\rightarrow V_{REF}$




in steady state for large loop gain

$$V_{out,cm} \triangleq V_{REF}$$


* how sense the output CM-level ??

$$V_{out,cm} = \frac{(V_{out1} + V_{out2})}{2}$$



resistive sensing.

$$\begin{aligned} V_{out,cm} &= \frac{R_1 V_{out2} + R_2 V_{out1}}{R_1 + R_2} \\ &= \frac{V_{out1} + V_{out2}}{2} \quad \text{for } R_1 = R_2 \end{aligned}$$




what is the CM-level at $x \neq y$?

* let's assume that drain currents of M_3 & M_4 are slightly higher than $\frac{I_{D5}}{2}$.

$\Rightarrow$ M_3 and M_4 must ^{start to} enter triode so that I_{D3} & I_{D4} start falling down to $I_{D5}/2$.

conversely for $I_{D3,4} < I_{D5}/2$, both V_x & V_y must drop so as to drop so that M_5 enters triode and thus producing only $\approx 2I_{D3,4}$.

Fundamental difficulty in high-gain amplifiers.



Two current sources fighting.

$$V_{\text{oltage change}} \Rightarrow (I_p - I_n)(R_p || R_n)$$

drives the p-type & n-type current source into triode region.

$\Rightarrow$ the output CM-level can't be determined by "visual inspection" $\Rightarrow$ poorly defined.

$\Rightarrow$ differential feedback cannot define CM-level.

Issues:

⑦

⇒

$R_1, R_2 \gg R_{out}$ of the opamp to avoid lowering the open-loop gain

but large R_1 & $R_2 \Rightarrow$

large area

large parasitic cap.

RC poles

1. The first part of the paper is devoted to a discussion of the general principles of the theory of the structure of the atom.

2. The second part of the paper is devoted to a discussion of the general principles of the theory of the structure of the atom.