

# CMOS Comparator Design Extra Slides

Vishal Saxena, Boise State University (vishalsaxena@boisestate.edu)

# **Comparator Design Considerations**

#### □ Comparator =

- Preamp (optional)
- + Reference Subtraction (optional for single-bit case)
- + Regenerative Latch
- +Static Latch to hold outputs (optional)
- Design Considerations
  - Accuracy (dynamic and static offset, noise, resolution)
  - Settling time (tracking BW, regeneration speed)
  - Sensitivity/resolution (gain)
  - Metastability (ability to make correct decisions)
  - Overdrive recovery (memory)
  - Power consumption

# An Example CMOS Comparator



V<sub>os</sub> orginiates from:

- Preamp input pair mismatch (V<sub>th</sub>,W/L)
- PMOS loads and current mirror
- Latch offset
- Charge-Injection

clock-feedthru imbalance of the reset switch (M9)

- Clock routing
- Parasitics

# Latch Regeneration



Exponential regeneration due to positive feedback of M<sub>7</sub> and M<sub>8</sub>

#### **Regeneration Speed – Linear Model**



$$\begin{cases} V_{o}^{+} = -V_{o}^{-} \\ V_{o}^{+} = -g_{m} \cdot V_{o}^{-}/sC_{L} \end{cases} \implies \begin{pmatrix} 1 & 1 \\ 1 & g_{m}/sC_{L} \end{pmatrix} \begin{pmatrix} V_{o}^{+} \\ V_{o}^{-} \end{pmatrix} = 0$$

 $\Delta(s) = g_m/sC_L - 1 = 0 \implies s_p = g_m/C_L, \text{ singleRHPpole}$ 

$$V_{o}(t > 0) = V_{o}(t = 0) \cdot exp(t \cdot g_{m}/C_{L})$$

#### Reg. Speed – Linear Model





Vo	V <sub>o</sub> (t=0)	$t/(C_L/g_m)$
1V	100mV	2.3
1V	10mV	4.6
1V	1mV	6.9
1V	100µV	9.2

 $t = \frac{C_{L}}{g_{m}} \cdot In \left[ \frac{V_{o}(t)}{V_{o}(t=0)} \right]$ 

#### Reg. Speed – Linear Model



Vishal Saxena

# Comparator Metastability





Curve	$A_{V1}A_{V2}$	V <sub>i</sub> (t=0)
1	10	10 mV
2	10	1 mV
3	10	100 µV
4	10	10 µV

Comparator fails to produce valid logic outputs within T/2 when input falls into a region that is sufficiently close to the comparator threshold

# **Comparator Metastability**



- Cascade preamp stages (typical flash comparator has 2-3 pre-amp stages)
- Use pipelined multi-stage latches; pre-amp can be pipelined too

#### Charge-Injection and Clock-Feedthrough in Latch



- Charge injection (CI) and clock-feedthrough (CF) introduce CM jump in  $V_{o}^{+}$  and  $V_{o}^{-}$
- Dynamic latches are more susceptible to CI and CF errors

## Dynamic Offset of a Latch



Dynamic offset derives from:

- Imbalanced CI and CF
- Imbalanced load capacitance
- Mismatch b/t M<sub>7</sub> and M<sub>8</sub>
- Mismatch b/t M<sub>5</sub> and M<sub>6</sub>
- Clock routing

 $\left. \begin{array}{c} 0.5V \, CM \, jump \\ 10\% imbalance \end{array} \right\} \Rightarrow 50mV \, offset$ 

Dynamic offset is usually the dominant offset error in latches

#### **Typical CMOS Comparator**



- Input-referred latch offset gets divided by the gain of PA
- Preamp introduces its own offset (mostly static due to V<sub>th</sub>, W, and L mismatches)
- PA also reduces kickback noise

Kickback noise disturbs reference voltages, must settle before next sample

#### **Comparator Offset**



Differential pair mismatch:



Total input-referred comparator offset:



Suppose parameter P of two rectangular devices has a mismatch error of  $\Delta P$ . The variance of parameter  $\Delta P$  b/t the two devices is

$$\sigma^{2}(\Delta P) = \frac{A_{P}^{2}}{WL} + S_{P}^{2}D^{2},$$

1<sup>st</sup> term dominates for small devices

where, W and L are the effective width and length, D is the distance

Threshold: 
$$\sigma^2 (V_{th}) = \frac{A_{Vth}^2}{WL} + S_{Vth}^2 D^2$$
  
Current factor:  $\frac{\sigma^2 (\beta)}{\beta^2} = \frac{A_{\beta}^2}{WL} + S_{\beta}^2 D^2$ 

<u>Ref</u>: M. J. M. Pelgrom, et al., "Matching properties of MOS transistors," *IEEE Journal of Solid-State Circuits*, vol. 24, pp. 1433-1439, issue 5, 1989.

#### Vishal Saxena

#### **Recall: Device Sizing for Mismatch**



# Pre-amp Design

- A fully-differential gain-stage
  - Avoid or use simple CMFB
  - Pre-amp gain reduces input referred offset due to the latch
  - Autozeroing techniques for offset storage and reduction
- □ Pre-amp open-loop gain vs tracking bandwidth trade-off
  - Multiple stages of pre-amp limit bandwidth
    - Optimum value of stages 2-4





# Pre-amp (PA) Autozeroing



• Finite preamp gain:

$$\mathsf{V}_{OS,in} \approx \frac{\mathsf{V}_{OS,pre-amp}}{A}$$

• For the overall comparator :

$$\sigma^2_{V_{OS,in}} \approx \frac{\sigma^2_{V_{OS,pre}}}{A_{pre}^2} + \frac{\sigma^2_{V_{OS,latch}}}{A_{pre}^2}$$



#### Vishal Saxena

# Pre-amp Design: Pull-up load



• NMOS diodepull-up:

$$A_{V} = -\frac{g_{m1}}{g_{mL}} = -\sqrt{\frac{(W/L)_{1}}{(W/L)_{L}}}$$

• PMOS diodepull-up:

$$A_{V} = -\frac{g_{m1}}{g_{mL}} = -\sqrt{\frac{\mu_{n}}{\mu_{p}} \frac{(W/L)_{1}}{(W/L)_{L}}}$$

• Resistorpull-up:

 $A_{_V}=-g_{_{m1}}\!\cdot\!R_{_L}$ 

- NMOS pull-up suffers from body effect, affecting gain accuracy
- PMOS pull-up is free from body effect, but subject to P/N mismatch
- Gain accuracy is the worst for resistive pull-up as resistors (poly, diffusion, well, etc.) don't track transistors; but it is fast!

# Pre-amp Design: More Gain



- I<sub>p</sub> diverts current away from PMOS diodes (M<sub>3</sub> & M<sub>4</sub>), reducing (W/L)<sub>3</sub>
- Higher gain without CMFB
- + Needs biasing for  ${\rm I}_{\rm p}$
- $M_3 \& M_4$  may cut off for large  $V_{in}$ , resulting in a slow recovery

# Faster Settling Pre-amp



- NMOS diff-pair loaded with PMOS diodes and a PMOS cross-coupled latch
- High DM gain, low CM gain, good CMRR
- Simple, no CMFB required
- $(W/L)_{34} > (W/L)_{56}$  needs to be ensured for stability
- Ref: K. Bult and A. Buchwald, "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm<sup>2</sup>," JSSC, vol. 32, pp. 1887-1895, issue 12, 1997.

#### Pre-amp Example



- NMOS diff. pair loaded with PMOS diodes and resistors
- High DM gain, low CM gain, good CMRR
- Simple, no CMFB required
- Gain not well-defined
- Ref: B.-S. Song et al., "A 1 V 6 b 50 MHz current-interpolating CMOS ADC," in Symp. VLSI Circuits, 1999, pp. 79-80.

## Pre-amp Example



- NMOS diff. pair loaded with PMOS Current mirror
  - Simple CMFB circuit
- Gain is well-defined

Ref: V. Srinivas, S. Pavan, A. Lachhwani, and N. Sasidhar, "A Distortion Compensating Flash Analog-to-Digital Conversion Technique," IEEE JSSC, vol. 41, no. 9, pp. 1959-1969, Sep. 2006.

# Latch Design

- Regenerative latches for faster settling
  - See lecture notes
- · At least one cross-coupled regenerative core
  - Local positive feedback
  - Numerous methods for applying the input initial signal to regenerate upon
  - Latches can have large static and dynamic offsets
- Large Regenerative gain for resolving small inputs
  - Metastability (wrong or incomplete decisions) when latch can't make decision
  - Pre-amp can be used for amplifying the inputs (slower tracking BW)
- One size doesn't fit all applications
  - Speed vs power consumption trade-off



# **Static Latch**



- Active pull-up and pull-down → full CMOS logic levels
- Very fast!
- Q<sup>+</sup> and Q<sup>-</sup> are not well defined in reset mode (Φ = 1)
- Large short-circuit current in reset mode
- Zero DC current after full regeneration
- Supply is very noisy

# Semi-Dynamic Latch



- Diode divider disabled in reset mode
  → less short-circuit current
- Pull-up not as fast
- Q<sup>+</sup> and Q<sup>-</sup> are still not well defined in reset mode (Φ = 1)
- Zero DC current after full regeneration
- Supply still very noisy

# **Dynamic Latch**



- Zero DC current in reset mode
- Q<sup>+</sup> and Q<sup>-</sup> are both reset to "0"
- Full logic level after regeneration
- Slow

# Dynamic Latch 2



- Zero DC current in reset
  mode
- Q<sup>+</sup> and Q<sup>-</sup> are both reset to "0"
- Full logic level after regeneration
- Slow

Ref: T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," *JSSC*, vol. 30, pp. 166-172, issue 3, 1995.

# Current-Steering/CML Latch





- Current mode logic (CML) latch
- Constant current → supply very quite
- Higher gain in tracking mode
- Cannot produce full logic levels
- Fast
  - Popular for high-speed designs
- Trip point of the inverters

# PA Autozeroing Example



I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC," IEEE JSSC March 2000, pp. 318-25.

### **Reference Subtraction**



S. Pavan, N. Krishnapura, R. Pandarinathan, P. Sankar, "A Power Optimized Continuous-time Delta-Sigma Modulator for Audio Applications," IEEE JSSC, vol. 43, no. 2, pp. 351-360, Feb. 2008.

# Autozeroing and Reference Subtraction



V. Srinivas, S. Pavan, A. Lachhwani, and N. Sasidhar, "A Distortion Compensating Flash Analog-to-Digital Conversion Technique," IEEE JSSC, vol. 41, no. 9, pp. 1959-1969, Sep. 2006.

# **CML** based Comparator





V. Singh, N. Krishnapura, S. Pavan, B. Vigraham, D. Behera, and N. Nigania, "A 16MHz BW 75 dB DR CT  $\Delta\Sigma$  ADC Compensated for More Than One Cycle Excess Loop Delay," IEEE JSSC, vol. 47, no. 8, Aug. 2012.

# **Comparators for Pipelined ADCs**

- Pipelined ADCs employ at least 0.5 bit/stage redundancy
  - Can tolerate large offsets and large noise with appropriate redundancy
- □ Should consume negligible power in a good design
  - 50-100 mW or less per comparator
- Lots of implementation options
  - Resistive/capacitive reference generation
  - Different pre-amp/latch topologies

# Comparators for Pipelined ADCs





A 6-b 1.3-Gsample/s A/D Converter in 0.35-m CMOS IEEE JSSC, vol. 36, no. 12, Dec 2001.

# Latch Example



A 0.9-V 60-W 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range IEEE JSSC, vol. 43, no. 2, Feb. 2008



A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded  $\Delta\Sigma$  Modulator, IEEE JSSC, vol. 43, no. 4, Apr 2008



I. Galdi, 40 MHz IF 1 MHz Bandwidth Two-Path Bandpass  $\Sigma\Delta$  Modulator With 72 dB DR Consuming 16 mW, IEEE JSSC, vol. 39, no. 8, pp. 1341–1346, Aug. 2004.

 $V_{dd} = 1.8 V$ 



Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE JSSC, vol. 39, pp. 2139 - 2151, December 2004.



B. Min, P. Kim, F. W. Bowman, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE JSSC, vol. 38, pp. 2031 - 2039, Dec. 2003.



J. Lin and B. Haroun, "An embedded 0.8 V/480  $\mu$ W 6B/22 MHz flash ADC in 0.13  $\mu$ m digital CMOS Process using a nonlinear double interpolation technique," IEEE JSSC, vol. 37, pp. 1610 - 1617, Dec. 2002.



S. Limotyrakis, S. D. Kulchycki, D. Su, and B. A. Wooley, "A 150MS/s 8b 71mW time-interleaved ADC in 0.18µm CMOS," proc. IEEE ISSCC, pp. 258 - 259, Feb 2004.

#### Exercise

#### Compare the latches with respect to

- Static power dissipation
- Dynamic and static Offsets
- Kickback noise at the input
- Number of clock phases
- Maximum achievable clock speed

#### References

- Rudy van de Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters," 2<sup>nd</sup> Ed., Springer, 2005.
- 2. N. Krishnapura, *Analog IC Design*, IIT Madras, 2008.
- 3. Y. Chiu, *Data Converters Lecture Slides*, UT Dallas 2012.
- 4. B. Boser, Analog-Digital Interface Circuits Lecture Slides, UC Berkeley 2011.