


ECE 511 - Project Help

Note Title

4/18/2015

Table 1: Opamp design specifications.

Parameter	Specified Value
Technology	TSMC 180n CMOS ✓
Supply voltage, V_{DD}	1.8 V ✓
Typical load	$100k\Omega 2pF$
Unit gain frequency (f_{un})	$> 50 MHz$ for ECE 411
	$> 200 MHz$ for ECE 511
Open-loop gain (A_{OL})	$> 75 dB$ ✓
Slew-rate (SR)	$> 500 \frac{V}{\mu s}$ ✓
Phase margin (ϕ_M)	$\gtrsim 63^\circ$ ✓
Power consumption	Minimum possible






Figure 24.42 A folded-cascode OTA.

$$R_{outp} \parallel R_{outn} \approx 10 M\Omega$$

$$C_L = 2 pF$$

$$100 k\Omega$$









Figure 24.1 Block diagram of two-stage op-amp with output buffer.



Diffamp output biases the 2nd - stage (CS stage) & transfers the signal

Figure 24.2 Basic two-stage op-amp.



Parameters from Table 9.2 with biasing circuit from Fig. 20.47. Unlabeled NMOS are 50/2 and PMOS are 100/2. Scale factor is 50 nm.

$$f_{un} = \frac{1}{2\pi} \frac{g_{m1}}{C_c}$$

$g_{m1} \uparrow$





Figure 24.2 Basic two-stage op-amp.

Class-A stage



Parameters from Table 9.2 with biasing circuit from Fig. 20.47. Unlabeled NMOS are 50/2 and PMOS are 100/2. Scale factor is 50 nm.








Figure 24.2 Basic two-stage op-amp.

Class-A





Class-AB



Either PMOS or NMOS
drive the load

* transition should be
smooth


* No slewing




Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2). Unlabeled NMOS are 50/2, while unlabeled PMOS are 100/2.

Figure 20.49 Biasing with a floating current source.

Monticelli Output stage (class-AB)







Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2). Unlabeled NMOS are 50/2, while unlabeled PMOS are 100/2.

Figure 20.49 Biasing with a floating current source.

Class-AB output buffer / stage
 $V_{DD} - V_{sc}$




Telescop



$$g_{m2} = (g_{mn} + g_{mp})$$

Class-AB

Miller Compensation



$$g_{m1} (R_{comp} || R_{cs})$$

Figure 24.29 A CMOS op-amp with output buffer.

Biasing from Fig. 20.47.
 Sizes given in Table 9.2.





Figure 24.44 Folded-cascode op-amp with class AB output buffer.

Floating CM is merged with folded cascode stage




Open-loop Bode plot

↳ check phase margin


Open loop simulation

x I want to DC bias the opamp first & then run AC analysis

DC





should fall within the input CM-range




0.899
(due to finite I_{in})

AC







Transient response




closed-loop gain $\Rightarrow 1$





$$SR = \frac{\Delta V_{out}}{\Delta t} > \frac{500\text{V}}{\mu\text{s}}$$


$$= 0.5 \frac{\text{V}}{\text{ns}}$$



With class AB

$$SR \approx \frac{I_{ss}}{C_L}$$


first stage
diffamp
Tail Current



$$V_{out} = V_o (1 - e^{-T/\tau})$$



Ideal settling
(Linear behavior)



non-linearity

