


# ECE 511 - Project Help

Note Title

4/18/2015

Table 1: Opamp design specifications.

Parameter	Specified Value
Technology	TSMC 180n CMOS ✓
Supply voltage, $V_{DD}$	1.8 V ✓
Typical load	$100k\Omega \parallel 2pF$
Unit gain frequency ( $f_{un}$ )	$> 50\text{ MHz}$ for ECE 411 $> 200\text{ MHz}$ for ECE 511
Open-loop gain ( $A_{OL}$ )	$> 75\text{ dB}$ ✓
Slew-rate ( $SR$ )	$> 500\frac{V}{\mu s}$ ✓
Phase margin ( $\phi_M$ )	$\gtrsim 63^\circ$ ✓
Power consumption	Minimum possible



$R_{out,p} \parallel R_{out,n}$   
 $\approx 10\text{M}\Omega$

Biassing from Fig. 20.47.  
 Sizes given in Table 9.2.




Figure 24.42 A folded-cascode OTA.








Figure 24.1 Block diagram of two-stage op-amp with output buffer.

small-signal gain




Diffamp output biases the 2nd - stage (CS stage)  
& transfers the signal





Parameters from Table 9.2  
with biasing circuit from  
Fig. 20.47. Unlabeled NMOS  
are 50/2 and PMOS are 100/2.  
Scale factor is 50 nm.


$$f_m = \frac{1}{2\pi} \frac{g_m}{C_c} \quad \text{and} \quad g_m$$



Op-amp schematic symbol

Figure 24.2 Basic two-stage op-amp.

## Class-A stage



Parameters from Table 9.2  
with biasing circuit from  
Fig. 20.47. Unlabeled NMOS  
are 50/2 and PMOS are 100/2.  
Scale factor is 50 nm.







Figure 24.2 Basic two-stage op-amp.



Class-A





Class-AB



Either PMOS or NMOS  
drive the load

\* transition should be  
smooth


\* No slewing



Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2). Unlabeled NMOS are 50/2, while unlabeled PMOS are 100/2.


**Figure 20.49** Biasing with a floating current source.


Monticelli On Hold  
stage  
(class - AB)



Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2). Unlabeled NMOS are 50/2, while unlabeled PMOS are 100/2.

Figure 20.49 Biasing with a floating current source.





Biasing from Fig. 20.47.  
Sizes given in Table 9.2.





Figure 24.44 Folded-cascode op-amp with class AB output buffer.




Floating CM is merged with  
folded Cascode  
stage



Open-loop Bode plot  
Check phase margin



Open loop simulation

\* I want to DC bias the opamp first & then run AC analysis




Should fall within the input CM-range

0.899  
(due to finite gain)





Vbias<1:8>



$$\frac{V_{out}}{V_T}(j\omega)$$


Transient response





$$SR = \frac{\Delta V_{out}}{\Delta t} > \frac{500\text{V}}{\mu\text{s}}$$


$$= 0.5\text{V} \frac{\text{nS}}{\text{ns}}$$




With class AB

$$SR \approx \frac{I_{ss}}{C_L}$$



first stage  
diffamp  
Tail Current



$$V_{out} = V_o \left(1 - e^{-T/z}\right)$$



Ideal settling  
(Linear behavior)



non-linearity

