


# ECE 511 - Lecture 24

Note Title

4/21/2015




$$V_{CM,in} = V_{G_1} > V_{D_1} - V_{THP} \quad \& \quad V_{D_1} \geq V_{DS,sat_5}$$

$$V_{CM,in} \geq V_{DS,sat_5} - V_{THP} < 0$$


Can go below the GND rail


$$V_{CM,in} \leq V_{DD} - V_{CSS} - V_{SG,y_2}$$



$$V_{ov} = V_{SD,sat}$$


(-) consumes more ( $2x$ ) bias current







rail-to-rail  
input swing

$$g_{m,fot} = g_{mn} + g_{mp}$$



distortion due to crossover




more non linear  
behavir

large signal

## Two-stage Opamp :

2<sup>nd</sup> stage isolates gain & swing requirements



better linearity as first  
stage output swing is small.







Figure 24.2 Basic two-stage op-amp.






Class-A stage





$$\frac{dV_{out}}{dt} = \frac{I_2}{C_L}$$





"Monticelli Stage"



Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2).  
 Unlabeled NMOS are  $50/2$ , while unlabeled PMOS are  $100/2$ .

Figure 20.49 Biasing with a floating current source.

Biasing from Fig. 20.47.  
Sizes given in Table 9.2.





Figure 24.44 Folded-cascode op-amp with class AB output buffer.


Folded Cascode

Embedded Current mirrors


Class-AB o/p stage Buffer






$$W_P \propto \frac{g_m 2}{C_L}$$



**Figure 24.2** Basic two-stage op-amp.



## Negative feedback loops:



an integrator as the controller

