


ECE 511 - Lecture 23


Note Title

4/16/2015

Differential Circuit Analysis




DM Half Circuit



$$\frac{V_{out}}{V_{in}}(s) = - \frac{A_{v0} (1 - s/\omega_z)}{(1 + s/\omega_{p1})}$$

$\xrightarrow{\text{RHP zero}} \frac{g_m}{g_s} @ \text{RHP}$
 $\xrightarrow{\omega_{p1} = \frac{1}{(r_o \parallel R_D) C_L}}$

1st-order



Slow path

Topology contains 2 signal paths to the o/p with different transfer functions

fast path

Mirror pole

path thru $M_3 - M_4 \Rightarrow$ pole at node E

$$\omega_{p2} \approx \frac{g_{m3}}{C_E}$$

$$C_E = C_{gs3} + C_{gs4} + C_{db3} + C_{db1} + \text{Miller contributions from } C_{gd1} \text{ \& } C_{gd4}$$

Both signal paths contain a pole at the output node ①

↳ the slow path contains an extra pole at ②

Skipping Algebra:



$$\omega_{p1} = \frac{1}{(g_{on} || g_p) C_L}$$

$$\omega_{z2} = \frac{g_{mn}}{C_{gdn}} \quad (@ RHP)$$

$$\omega_{p2} = \frac{g_{mp}}{C_E}$$

$$\omega_{z1} = -\frac{2g_{mp}}{C_E}$$


@ LHP
interesting!



Operational Amplifiers (opamps)

$$V_{out} = A(V_p - V_m)$$

Opamp : high-gain VCVS




$$Z_{in} \rightarrow \infty$$

$$Z_{out} \rightarrow 0$$

OTA : VCCS with large g_m


op. transconductance
amplifier



$$i_{out} = g_m(V_p - V_m)$$

In CMOS

illegal in CMOS






0 is not inside
input CMR

$$Z_{in} \rightarrow \infty$$




$$Z_{out} \rightarrow \infty$$

Telescopic Stage

$$A_v = g_{m1} (g_{m1} r_{o1}^2 \parallel g_{m2} r_{o2}^2)$$



replica biasing



Both M_2 & M_4 must be in SAT.

$$V_{out} \leq V_{b5} + V_{THN} \quad : M_2$$

$$V_{out} \geq V_{b5} - V_{THN} \quad : M_4$$

$$\text{also } V_{GS} = V_{b5} - V_{GS4}$$

$$\underbrace{V_{b5} - V_{THN}}_{V_{min}} \leq V_{out} \leq \underbrace{V_{b5} - V_{SG4} + V_{THN}}_{V_{max}}$$

output
range.

$$V_{\max} - V_{\min} = 2V_{THN} - V_{SG4}$$

$$\approx \underbrace{V_{THN} - V_{OV4}}$$

very small!

But, we should be able to short input & output
to make a VG Buffer


↳ A must in Switched-Capacitor
Circuit

Main drawbacks


: ① limited output swing




② difficulty in shorting Input & output

NMOS Cascode




Folded Cascode





Fully Differential Folded Cascode Amplifier



Single-ended Folded Cascode

