








ECE 511 - Lecture 1

Note Title


1/13/2015








$$I = I_0 + \frac{V}{R}$$

I-V curves for a MOSFET



Ignoring body-effect

$$I_D = f(V_{GS}, V_{DS})$$



Long-channel equations

Cutoff: $V_{GS} < V_{THN}$

Triode: $V_{GS} > V_{THN}$ & $V_{DS} < V_{DS, sat} = V_{GS} - V_{THN}$

$$I_D = \frac{K P_n \cdot W}{L} \left[(V_{GS} - V_{THN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Sat: $V_{DS} > V_{DS, sat}$

$$I_D = \frac{K P_n}{2} \frac{W}{L} (V_{GS} - V_{THN})^2 [1 + \frac{V_{DS}}{V_{DS, sat}}]$$

channel length modulation

overdrive voltage

$$V_{OV} = V_{GS} - V_{THN} \rightarrow V_{DS, sat} \text{ only for long channel}$$



$\frac{W}{L}$ → aspect ratio → device sizing


In saturation

$$I_D = I_{D,\text{sat}} + I_{D,\text{sat}} \cdot \gamma (V_{DS} - V_{DS,\text{sat}})$$

$$\gamma_0 = \left(\frac{\partial I_D}{\partial V_{DS}} \right)^{-1}$$
$$\boxed{\gamma_0 = \frac{1}{\gamma \cdot I_{D,\text{sat}}}}$$

$$I_{D,\text{sat}} = f(V_{GS})$$






$$\gamma_0 \propto \frac{1}{\lambda}$$


V_{CCS} in parallel with γ_0 \rightarrow CLM

1 μm cmos



32 nm cmos

γ_0 gets smaller with scaling



In Triode

$$V_{DS} < V_{DS, \text{sat}}$$

for $V_{DS} \ll V_{DS, \text{sat}}$

$$I_D = kP_n \frac{W}{L} \left[(V_{GS} - V_{THN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Assume $V_{DS} \ll V_{DS, \text{sat}}$: Deep triode



$$I_D \approx kP_n \frac{W}{L} (V_{GS} - V_{THN}) V_{DS}$$

"Linear regime"


$$R_{ch} = \left(\frac{\partial I_D}{\partial V_{DS}} \right)^{-1} \approx \frac{1}{kP_n \frac{W}{L} (V_{GS} - V_{THN})}$$

$$R_{ch} \propto \frac{1}{V_{GS} - V_{THN}}$$


Variable resistance
controlled by the gate
overdrive



Example :




$$V_{T+V} = 0.7 \text{ V}$$




$$R_{on} = \frac{1}{k \ln \frac{V_D}{V_{GS}} (V_{GS} - V_{T+V})}$$

$$V_{DS} > V_{GS} - V_{THN}$$




\Rightarrow the NMOS can have the gate at max V_{THN} higher than the drain before it triodes.



the gate can not be lower than the drain by more than $|V_{THP}|$.


Diode Connection




Connect gate & drain


$$V_{DS} = V_{GS} > V_{DS, \text{sat}}$$


\Rightarrow always in saturation
for $V_{GS} > V_{THN}$



$$I_D = f(V_{GS})$$










Small-signal (ac) current I

$I = \frac{V_o}{R}$

$$i_o = \frac{V_o}{R}$$



$$i_o = G V_o$$



$$I = f(v)$$

Bias operating point Q

* Need to "bias" it properly
 ↳ setting the DC operating point for the device (V_0, I_0)

Large-signal characteristic

$$I = f(v)$$

Taylor Series expansion about the bias point

$$I = f(V_0) + \underbrace{\frac{f'(V_0)}{1!}(v - V_0)}_{\text{DC}} + \underbrace{\frac{f''(V_0)}{2!}(v - V_0)^2}_{\text{AC}} + \underbrace{\frac{f'''(V_0)}{3!}(v - V_0)^3}_{\text{Small-signal}} + \dots$$

$$V = V_0 + v$$

DC AC \leftarrow Small-signal

$$I = I_0 + f'(V_0) \cdot v + \underbrace{\frac{f''(V_0)}{2} v^2}_{\text{small-signal}} + \underbrace{\frac{f'''(V_0)}{3!} v^3 + \dots}_{\text{higher order terms}}$$

$$(I - I_0) = f'(V_0) \cdot v + \dots \text{ higher order terms}$$

$$\overset{\circ}{i} = f'(V_0) v + \dots$$

If v is "very small", then we can ignore higher-order terms

$$| \quad i = f'(V_0) v$$

$$i = g \cdot v \quad \text{where} \quad g = \left. f'(v) \right|_{V=V_0}$$

small-signal parameter
depends upon the bias-point

small-signal analysis \Rightarrow linearizing the device about
the DC bias point