

ECE 511- Lecture 8

Note Title

2/13/2014

HW 3, Prob 4 → Submit Electronically, ^{preferably} on
Tuesday (Feb 18)


HW 4 → Pushed to Thursday (Feb 20)

BGR

$$I_{out} \triangleq I_{ref} = \left\{ \underbrace{\frac{2}{\beta R^2} \left(1 - \frac{1}{\sqrt{\kappa}}\right)^2}_{\text{Desired}}, \underline{\underline{\cancel{0}}} \right\}$$

Desired ✓

"Start-up Problem"



× M_5 provides current path from M_3 to $M_1 \Rightarrow M_2$ & M_4 turned on
 ↳ Causes I_{ref} to snap to the desired value

* In normal operation M_5 should shut off.


$$V_{GS_5} = V_{DD} - V_{GS_1} - V_{SG_3} < \overset{\checkmark}{V_{THN_5}} \longrightarrow \text{OFF}$$

To turn M_5 ON:

$$V_{THN_1} + V_{THN_5} + V_{THN_3} < \overset{\checkmark}{V_{DD}} \longrightarrow \text{ON}$$

* Not a robust design




NMOS switch



Closed when
 $V_{as_1} = 0$


Open when

V_{as_1} snaps to the
desired value





- $t=0^-$, $I_{out}=0 \Rightarrow V_{AS1}=0$

Just after start-up



Short-channel BMR Design


$\lambda > 0$




* Bad supply Sensitivity
due to V_{DS} variation in the mirror

CMOS fig 20.18

-ve feedback loop





+ve feedback case
X

flip the polarity of the
Error Amplifier

Think of

