



ECE 5411 - Lecture 8


Note Title

2/14/2011



$$I_{ref} = \begin{cases} 0 & \text{degenerate} \\ \frac{2}{K'_n \left(\frac{W}{L}\right)_1 R^2} \left(1 - \frac{1}{\sqrt{K}}\right)^2 & \text{desired current} \end{cases}$$





forces flow of current from
 $M_3 \rightarrow M_1$
 \rightarrow turn M_2 & M_4 on



* But M_5 should be off during normal operation.

To turn 'ON' $\Rightarrow V_{THN1} + V_{THN5} + V_{THN3} < V_{DD}$

To turn 'OFF' $\Rightarrow V_{DD} - (V_{GS1} + V_{SG3}) < V_{THN5}$

$$\hookrightarrow V_{GS1} + V_{THN5} + V_{SG3} > V_{DD}$$

\hookrightarrow very restrictive solution.



Design requires careful analysis & simulation:


↳ Ramp up supply $0 \rightarrow V_{DD}$ (DC sweep)

↳ transient sims for all corners.

BMR is an example of a tree feedback circuit

Loop-gain $< 1 \Rightarrow$ Stable

Fig 20.16




Minimum V_{DD} :

$$V_{DDmin} = V_{SD3, set} + V_{GS1} = \underline{\underline{1.3V}} \quad \checkmark \text{ in } 7\mu\text{m CMOS.}$$

$$I_{out} = I_{ref} = \frac{2}{k_p \left(\frac{W}{L}\right)_1 R_2} \left(1 - \frac{1}{\sqrt{K}}\right)^2$$

$$V_{ov} = V_{GS} - V_{THN} = \frac{2}{k_p \frac{W}{L} R} \left(1 - \frac{1}{\sqrt{K}}\right)$$

$$g_m \text{ of } M_1 = \sqrt{2\beta I_{ref}}$$



$$= \sqrt{\frac{2 \cancel{k_n} \left(\frac{W}{L}\right)_1 \cdot \frac{2}{\cancel{k_n} \left(\frac{W}{L}\right)_1} \cdot \frac{1}{R_2} \left(1 - \frac{1}{\sqrt{K}}\right)^2}$$

$$\Rightarrow g_{m1} = \frac{2}{R_2} \left(1 - \frac{1}{\sqrt{K}}\right) \quad @ K=4 = \frac{1}{R_2}$$


↳ Example of constant $-g_m$ biasing

$$g_m = \frac{\beta}{2x} \underbrace{(V_{GS} - V_{TH})}_{2x}$$

$$g_m \Rightarrow 2x$$

Fig 20.18

50nm CMOS \rightarrow BMR design
 $V_{DD} = 1V$






* Strong V_{DD} -sensitivity

* Matching of I_{ref} & I_{out} is not good.

\rightarrow channel length modulation

\rightarrow larger current mismatch due to ΔV_{DS}





* Compare the NMOS drain voltages (V_{biasn} & V_{reg}) and control the PMOS current to keep them equal.

→ effectively increases the output resistance of M_2 (drain)

* If $V_{reg} > V_{biasn}$, $\Rightarrow V_{biasp} \uparrow$


\Rightarrow Current in $M_4 \downarrow$



$\Rightarrow V_{reg} \downarrow$

\hookrightarrow Also gate of $M_3 \uparrow$

\Rightarrow lower current sourced from M_3

$\hookrightarrow V_{biasn}$ drops!





Error Amplifier

V_{bias}

no precise bias current required.
(self-biased circuit)