


ECE 511- Lecture 10



Note Title

2/20/2014




* Wide Swing Biasing schemes

$V_{GS} + V_{DS,sat}$ ← How to generate this?



$$\frac{W}{4L} =$$

Long-Length device



$$V_{GS4} = \overbrace{2(V_{DS,sat})}^{\sqrt{\frac{2I_{ref}}{\beta_2}}} + \cancel{V_{THN}} = \sqrt{\frac{2I_{ref}}{\beta_4}} + \cancel{V_{THN}}$$


$$\begin{aligned} V_{DS,sat} &= V_{GS} - V_{THN} \\ &= \sqrt{\frac{2I_D}{\beta}} + \cancel{V_{THN}} - \cancel{V_{THN}} \end{aligned}$$



$$2\sqrt{\frac{2I_{ref}}{\beta_2}} = \sqrt{\frac{2I_{ref}}{\beta_4}}$$

$$\beta_4 = \frac{\beta_2}{4}$$

$$\left(\frac{W}{L}\right)_4 = \frac{1}{4} \left(\frac{W}{L}\right)_2$$


Wide Swing Cascode Biasing






$$\frac{W}{5L}$$

50nm $\rightarrow \frac{W}{25L} \rightarrow$ short-channel design




"Replican Biasing"



* Look at Sims from CMOS Chap 20


Regulated Drain Current Mirror



Error Amplifier

Ensure Overall -ve feedback in the loop

regulate this node voltage



KVL

$$v_{gs} = A(0 - i_T r_o) - i_T r_o$$

$$v_{gs} = -(A+1)i_T r_o \longrightarrow (1)$$

KCL at the output node

$$i_T - \underbrace{i_d}_{g_m v_{gs}} - \underbrace{\frac{(V_T - i_T r_o)}{r_o}}_{i_{r_o}} = 0$$


$$\Rightarrow i_T + g_m r_o (A+1) V_T - \frac{V_T}{r_o} + i_T = 0$$

$$\Rightarrow \frac{V_T}{r_o} = i_T (2 + g_m r_o (A+1))$$


$$R_o = \frac{V_T}{i_T} = g_m r_o^2 (A+1) + 2r_o$$

for $|A| \gg 1$

$$\boxed{g_m r_o^2 A}$$



Self biased
Error Amplifier



Self-biased