



Opamp Design Project

Help Session

Boise, 19/Apr/2014

Vishal Saxena



Table 1: Opamp design specifications.

Parameter	Specified Value			
Technology	TSMC 180n CMOS			
Supply voltage, V_{DD}	1.8 V			
Typical load	$100k\Omega 2pF$			
Unit gain frequency (f_{un})	> 50 MHz for ECE 411			
Onit gain nequency (J_{un})	> 200 MHz for ECE 511			
Open-loop gain (A_{OL})	> 75 dB			
Slew-rate (SR)	$> 500 \frac{V}{\mu s}$			
Phase margin (ϕ_M)	$\gtrsim 63^{\circ}$			
Power consumption	Minimum possible			






Figure 24.1 Block diagram of two-stage op-amp with output buffer.







Figure 24.2 Basic two-stage op-amp.





$$A_{v} = g_{m1}R_{1}g_{m2}R_{2}$$


$$\omega_{p_{1}} \approx \frac{1}{g_{m2}R_{2}R_{1}C_{c}}$$

$$\omega_{p_{2}} \approx \frac{g_{m2}C_{c}}{C_{2}(C_{1}+C_{C})+C_{C}C_{1}} = f(\frac{g_{m2}}{C_{2}})$$

$$\omega_{z} \approx \frac{g_{m2}}{C_{c}}$$

$$\omega_{un} \approx \frac{g_{m1}}{C_{c}}$$

$$\omega_{z,nulling-R} \approx \frac{1}{(\frac{1}{g_{m2}-R_{z}})C_{c}}$$





Two-Stage Opamp –Zero-Nulling R




Figure 24.15 Making the zero-nulling resistor process independent.






Figure 24.16 Using an amplifier to eliminate forward signal feedthrough via the compensation capacitor.






Figure 24.17 Feeding back a current indirectly to avoid the RHP zero.






Figure 21.18 Slew rate limitations in a class A amplifier.






Figure 21.19 Verifying the results in Ex. 21.5



Class-AB Stage: Floating Current Mirror



Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2). Unlabeled NMOS are 50/2, while unlabeled PMOS are 100/2.



Two-Stage Opamp – Telescopic with Class-AB Stage




Figure 24.29 A CMOS op-amp with output buffer.

Vishal Saxena <vishalsaxena@boisestate.edu>

 \bigcirc








Figure 24.42 A folded-cascode OTA.

Two-Stage Opamp –Folded-Cascode with Class-AB Stage





Figure 24.44 Folded-cascode op-amp with class AB output buffer.

Two-Stage Opamp –Folded-Cascode + Class-AB Stage, Full-rail input CMR



Biasing from Fig. 20.47. Unlabeled NMOS are 50/1. Unlabeled PMOS are 100/1.

Figure 24.48 An op-amp with an input common-mode range that extends beyond the power supply rails and that can drive heavy loads.



Two-Stage Opamp – Gain Enhancement




Figure 24.51 Folded-cascode op-amp with class AB output buffer and gain-enhancement.

BOISE STATE UNIVERSITY

Two-Stage Opamp – AC Response




Figure 24.9 Circuit configuration used to simulate open-loop frequency response.

Caveat:

- Don't use this method.
- Use STB analysis with *iprobe* instead.




Figure 24.13 Adding a zero nulling resistor to the op-amp in Fig. 24.8.

Two-Stage Opamp – Step Response




Figure 24.14 Good step response of the op-amp with the zero absent.





- The STB analysis linearizes the circuit about the DC operating point and computes the loop-gain, gain and phase margins (if the sweep variable is frequency), for a feedback loop or a gain device [1].
- Refer to the Spectre Simulation Refrence [1] and [2] for details.



Example Single-ended Opamp Schematic



M2.0	M17 1 1 M4
vitta in transformer Vbias<1:8> in transformer in transform	- β48.8m 848.8m
- Voids<1:6>: 🔯	. =100n · · =100n · · =100n · · =100n · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · ·
	M16 783.6m
	·····································
	i≕188n m:1 648.6m 642.7m m:1
· • · · · · · · • · · · · · • · · · · ·	
	·····································
783.6m 7 M29 M27 783.4m	M21 7646.8m 642.7m 7M22
	Vp: w=2.50
126m mil	
	T 646.6m T M31 T 642.7m T M31
	· · · Vbias< 3300.9m · · · · · · · · · · · · · · · · · · ·
· • · · · · · · • · · · · · • · · · · ·	
126m <mark>) N14 126m) 126m) 115</mark> 543.6m s. Vbias<3> 543.8m 5	359.2m M24 355.5m M25 and and 355.5m M25 and and 543.8m m 2.543.8m m 2.543.8m m 4.543.8m m 4.5543.8m m 4.543.8m m 4.543.8m m 4.543.8m m 4.5543.8m m 4.5568m m 4.55688m m 4.5568m m 4.5568m m 4.5568m m 4.5568m m 4.5568m m 4.55688m m 4
126m <mark>Mi4 126m </mark> Mi3 543.8m <u>w-2.6u</u> Vbias<3>543.8m <u>w-2.6u</u> <u>w-3.6u</u> <u>w-3.6u</u> <u>w-3.6u</u>	359.2m M24 543.8m M25 <u>w−2.5u</u> Vbios<3> 543.8m M25 <u>w−2.5u</u> v −2.5u v v
160.7m m ¹	148.7m m:1
168.7m <mark>188.7m 188.7m </mark>	149.7m M23 359.2m 1 + 359.2m 359.2m 359.2m
	2005.2m w=2.50 ● 2005.2m w=2.50 €
· · · · · · · · · · · · · · · · · · ·	<mark> </mark>




STB Analysis Test Bench



	• • •		• • • • • • • • •			
	ip i a a a a					
	· · · ?					
	1 7/2.					
	····(<u>†</u>) ^{vd} ¢=1·····					
	· · · · · · · · · · · · · · · · · · ·			in a sÿ <mark>e</mark> n apa a		
	ond in the second se			/bfas- vdd!		
	· · · 🕂 · · · · · ·			Vþías vdd!		
			• • • • • • • • •	643.4m 1		
	<pre>> * * * * * * Vbida<</pre>	1:8> 1 1 1 1 1				
			vin50	øm i 😫 📈 i	PRES	
	· · · · · · · · · · ·			<u>∽</u> + ÿ · ≧ · ∕	 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1 A 1	
	Vbias<1>			- A - ai		Mout
Voide I			1¢ = 51012m. ■va 520	em ^{· 5} 8· ·	508m 508m	
Vbias2	Vbias<2> Vbias<3>		i¢ = 500km	<u>Øm</u> ⁵ . §	500m - 500m - 500m	500m C2
10 Vbias2	Vbias<2> Vbias<3> Vbias<4>		iφ = 500 km		500m - 500m - 500m	500m C2
Vbias2	Vbias<2>		ic = 500 km		500m 5500m	5000m C2
IØ Vbias2 Fig2Ø_47 Vbias4	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6>		ic = 500km		500m 500m	
LØ Vbias2 Fig2Ø_47 Vbias4	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>				500m 5500m	
Image: State of the state o	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6>		4¢ = 509/2m. Va		500m 5500m	
Vbias1	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>		IP = 50912m. V8		500m 500m	
IV Vbias2 IV Vbias3 Fig20_47 Vbias4 Vbias4 Vbias4 Vbias4 Vbias4 Vbias4 Vbias4 Vbias4	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>				500m 5500m	
Image: state	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>		IP = 50012m. 500 V0		500m 5500m	
Image: State of the state o	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>		Image: constraint of the second s		500m 500m	
Fig20_47 Vbias4	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>		IP = 50912m. Va III III IIII IIII IIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		500m - 5100m	
Image: State of the state o	Vbias<2> Vbias<3> Vbias<4> Vbias<5> Vbias<6> Vbias<7>		IP ⇒ 509/2m V8 . IP		500m 5500m	

- Pay attention to the **iprobe** component (from analogLib)
 - Acts as a short for DC, but breaks the loop in stb analysis
- Place the probe at a point where it completely breaks (all) the loop(s).
 Vishal Saxena <vishalsaxena@boisestate.edu>






- Annotating the node voltages and DC operating points of the devices helps debug the design
 - Check device gds to see if its in triode or saturation regions



Simulation Setup



Always have dc analysis on for debugging purpose




Direct Plot Form	👫 Virtuoso® Analog Desi	gn Environment (3) - I	FDOpamps sim_Opamp1_AC	schemat 🗕 🗆 🗙
Plotting Mode Append	S <u>e</u> ssion Set <u>u</u> p <u>A</u> nalyses <u>V</u> a	riables <u>O</u> utputs <u>S</u> imulation	<u>R</u> esults <u>T</u> ools <u>H</u> elp	cādence
Analysis	¨ Status: Ready T=27 C Simul	lator: snectre - State: sn	Plot <u>O</u> utputs	
● stb	Design Variables	Main Fo <u>r</u> m	Direct <u>P</u> lot	
Function	Name A Value	<u>Transient Signal</u>	P <u>r</u> int <u>A</u> nnotate	
Stability Summary		Transient Min <u>u</u> s DC Transient <u>S</u> um	Ve <u>c</u> tor	• AC
 Loop Gain Stability Summary Phase Margin Gain Margin 		Transient Diff <u>e</u> rence	Circuit <u>C</u> onditions	DC Trans
O PM Frequency O GM Frequency		AC <u>M</u> agnitude	Violations Display Save	FJ
Medifier		AC dB <u>1</u> 0 AC dB <u>2</u> 0	S <u>e</u> lect	
Modifier		AC <u>P</u> hase	Delete Prin <u>t</u> ing/Plotting Options	otions
Magnitude Q Phase Magnitude and Phase		<u>A</u> C Magnitude _Phase		
Magnitude Modifier		AC <u>G</u> ain & Phase Equivalent <u>O</u> utput Noise	I IIV	
🔾 None 🔾 dB10 💿 dB20		Equivalent Input Noise		<u> </u>
		Squared Output Noise		
Add To Outputs 🗹 🛛 🛛 Plot	<u><[</u>	Squared Input <u>N</u> oise Noise <u>Fig</u> ure	lace	AA.
> Press plot button on this form	 > Results in /tmp/simulation/vsa 10 Main Form 	<u>D</u> C	schematic	84
OK Cancel Help				

Results->Direct Plot-> Main Form

Vishal Saxena <vishalsaxena@boisestate.edu>




Open Loop Response Bode Plots



- Here, *f*_{un}=152.5 MHz, PM=41.8°
- Try to use the stb analysis while the circuit is in the desired feedback configuration
 - Break the loop with realistic DC operation points



Transient Step Response Test Bench



- Transient step-response verifies the closed-loop stability
- Use small as wells as large steps for characterization
- iprobe acts as a short (can remove it)




Small Step Response




- Observe the ringing (PM was 41°)
 - Compensate more





• Note the slewing in the output

BOISE STATE INIVERSITY Miller Compensation



- Compensation capacitor (C_c) between the output of the gain stages causes pole-splitting and achieves dominant pole compensation.
- An RHP zero exists at $z_1 = \frac{g_{m2}}{C_c}$
 - Due to feed-forward component of the compensation current (i_c). g_{m2}


 $\overline{C_1 + C_2}$

 $\frac{g_{m1}}{2\pi C_{a}}$

- The second pole is located at
- The unity-gain frequency is f_{un}
- A benign undershoot in stepresponse due to the RHP zero

All the op-amps presented have been designed in AMI C5N 0.5µm CMOS process with scale=0.3 µm and L_{min}=2. The op-amps drive a 30pF off-chip load offered by the test-setup.

Drawbacks of Direct (Miller) Compensation




- The RHP zero decreases phase margin
 - Requires large C_c for compensation (10pF here for a 30pF load!).
- Slow-speed for a given load, C_{L.}

Poor PSRR

- Supply noise feeds to the output through C_c.
- Large layout size.


BOISE STATE INVERSITY Indirect (or Ahuja) Compensation



An indirect-compensated op-amp using a common-gate stage.

- The RHP zero can be eliminated by blocking the feed-forward compensation current component by using
 - A common gate stage,
 - A voltage buffer,
 - Common gate "embedded" in the cascode diff-amp, or
 - A current mirror buffer.
- Now, the compensation current is fed-back from the output to node-1 indirectly through a low-Z node-A.
- Since node-1 is not loaded by C_C, this results in higher unity-gain frequency (f_{un}).

Indirect Compensation in a Cascoded Op-




Employing the common gate device "embedded" in the cascode structure for indirect compensation avoids a separate buffer stage.

✓ Lower power consumption.


Saxena Also voltage buffer reduces the swing which is avoided here.

Analytical Modeling of Indirect Compensation



Block Diagram

The compensation current (i_C) is indirectly fed-back to node-1.




R_C is the resistance attached to node-A.

Small signal analytical model



Analytical Results for Indirect Compensation



$$\begin{split} \frac{v_{out}}{v_s} &= -A_v \bigg(\frac{1 + b_1 s}{1 + a_1 s + a_2 s^2 + a_3 s^3} \bigg) \\ z_1 &\approx -\frac{1}{R_c C_c} \quad \text{LHP zero} \\ p_1 &\approx -\frac{1}{a_1} = -\frac{1}{g_{m2} R_2 R_1 C_c} \\ p_2 &\approx -\frac{a_1}{a_2} = -\frac{g_{m2} R_1 C_c}{C_2 (R_c C_c + R_1 C_1)} \approx -\frac{g_{m2} C_c}{C_L C_1} \\ p_3 &\approx -\frac{a_2}{a_3} = -\bigg[\frac{1}{R_c C_c} + \frac{1}{R_1 C_1} \bigg] \\ f_{un} &= \frac{|p_1| A_v}{2\pi} \approx \frac{g_{m1}}{2\pi C_c} \end{split}$$


- $\square Pole p_2 is much farther away from f_{un}.$
 - ✓ Can use smaller g_{m2} =>less power!
- LHP zero improves phase margin.
- Much faster op-amp with lower power and smaller C_C .
- **D** Better slew rate as C_C is smaller.

Vishal Saxena <vishalsaxena@boisestate.edu>


Saxena

Indirect Compensation Using Split-Length Devices

- As VDD scales down, cascoding is becoming tough. Then how to realize indirect compensation as we have no low-Z node available?
- Solution: Employ split-length devices to create a low-Z node.
 - Creates a pseudo-cascode stack but its really a single device.
- In the NMOS case, the lower device is always in triode hence node-A is a low-Z node. Similarly for the PMOS, node-A is low-Z.




BOISE Split-Length Current Mirror Load (SLCL) Op-amp




Unlabeled PMOS are 22/2.

- The current mirror load devices are split-length to create low-Z node-A.
- Here, $f_{un}=20MHz$, PM=75° and $t_s=60ns$.





Frequency Response



Saxena








 $f_{un} = \frac{g_{m1}}{2\pi(2C_c)}$ $p_1\approx -\frac{1}{2g_{m2}R_2R_1C_c}$ $|Re(p_{2,3})| = \frac{g_{m2}}{C_L} \sqrt{\frac{g_{mp}C_L}{g_{m2}C_1}}$ $z_1 \approx -\frac{4g_{mp}}{3(C_0 + C_4)} = -\frac{4\sqrt{2}g_{m1}}{3(C_0 + C_4)} \approx \frac{8\sqrt{2}}{3}\omega_{un}$

Here f_{z1}=3.77f_{un}
 ✓ LHP zero appears at a higher frequency than f_{un}.


Saxena

Split-Length Diff-Pair (SLDP) Op-amp




- The diff-pair devices are split-length to create low-Z node-A.
- ☐ Here, f_{un} =35MHz, PM=62°, t_s =75ns.
- Better PSRR due to isolation of node-A from the supply rails.


Saxena





Frequency Response











Saxena

$$\begin{split} f_{un} &= \frac{2g_{m1}}{2\pi C_c} \\ p_1 \approx -\frac{2}{g_{m2}R_2R_1C_c} \\ \left| Re(p_{2,3}) \right| &= \frac{g_{m2}}{C_L} \sqrt{\frac{g_{mp}C_L}{g_{m2}C_1}} \\ z_1 \approx -\frac{4g_{mn}}{3(C_c + C_A)} &= -\frac{4\sqrt{2}g_{m1}}{3(C_c + C_A)} \approx \frac{2\sqrt{2}}{3}\omega_{un} \end{split}$$

Here $f_{z1}=0.94f_{un}$,


✓ LHP zero appears slightly before f_{un} and flattens the magnitude response.

✓ This may degrade the phase margin.

 Not as good as SLCL, but is of great utility in multi-stage op-amp design due to higher PSRR.





Test Chip 1: Two-stage Op-amps



AMI C5N 0.5µm CMOS, 1.5mmX1.5mm die size.

Saxena






Performance comparison of the op-amps for C_L =30pF.

Op-amp Topology	A _{DC} (dB)	f _{un} (MHz)	C _C (pF)	PM	t _s (ns)	Power (mW)	Layout area (mm ²)
Miller	57	2.5	10	74°	270	1.2	0.031
Miller	57	2.7	10	85°	250	1.2	0.034
with R _Z							
SLCL	66	20	2	75°	60	0.7	0.015
(this work)							
SLDP	60	35	2	62°	75	0.7	0.015
(this work)							

SLCL Indirect (t_s=60ns)

Saxena



10X gain bandwidth (f_{un}).

- 4X faster settling time.
- **55%** smaller layout area.
- □ 40% less power consumption.



Effect of LHP-zero on Settling

- In certain cases with indirect compensation, the LHP-zero ($\omega_{z,LHP}$) shows up near f_{un} .
 - ✓ Causes gain flattening and degrades PM
 - ✓ Hard to push out due to topology restrictions


Ringing in closed-loop step response

- ✓ This ringing is uncharacteristic of the 2nd order system.
- ✓ Used to be a benign undershoot with the RHP zero, here it can be pesky
- ✓ Is this settling behavior acceptable?
- Watch out for the $\omega_{z,LHP}$ for clean settling behavior!

Caveat:

• When using indirect compensation be aware of the LHP-zero induced transient

Saxena settling issues



Small step-input settling in follower configuration





[1] Spectre User Simulation Guide, pages 160-165

http://www.designers-guide.org/Forum/YaBB.pl?num=1170321868

[2] M. Tian, V. Viswanathan, J. Hangtan, K. Kundert, "Striving for Small-Signal Stability: Loopbased and Device-based Algorithms for Stability Analysis of Linear Analog Circuits in the Frequency Domain," Circuits and Devices, Jan 2001.

http://www.kenkundert.com/docs/cd2001-01.pdf

[3] <u>https://secure.engr.oregonstate.edu/wiki/ams/index.php/Spectre/STB</u>