




2/22/2012







All unlabeled
NMOS are
 $\frac{W}{L}$

for MWS device (β')

$$V_{GS}' = 2V_{DS, set} + V_{THN} = \sqrt{\frac{2I_{ref}}{\beta'}} + V_{THN}$$


$$\Rightarrow 2\sqrt{\frac{2I_{ref}}{\beta}} = \sqrt{\frac{2I_{ref}}{\beta'}}$$



$\Rightarrow$

$$2\sqrt{\beta'} = \sqrt{\beta}$$

$$\Rightarrow \boxed{\beta' = \frac{\beta}{4}} \Rightarrow \frac{W}{4L}$$

$$V_{GS} = \sqrt{\frac{2I_D}{K_P n \left(\frac{W}{L}\right)}} + V_{THN}$$







if $f_n MWS \leftarrow \frac{W}{4L}$


$50n$ short channel

$f_N M4$




$$f_N 180n \Rightarrow \frac{W}{10L} \leftrightarrow \frac{W}{15L}$$


Sizing MWS $\Rightarrow M_2$ is in high- g_o regime




"Replica Circuit"



Regulated Drain Current Mirror



Small-signal analysis



$$\Rightarrow v_{gs} = A(0 - i_T r_o) - i_T r_o$$

$$v_{gs} = -(A+1) i_T r_o \rightarrow (1)$$

KCL @ the output $\Rightarrow$


$$i_T - g_m v_{gs} - \frac{(v_T - i_T r_o)}{r_o} = 0$$


$$i_T + g_m r_o (A+1) i_T - \frac{v_T}{r_o} + i_T = 0$$

$$\Rightarrow \frac{v_T}{r_o} = i_T (2 + g_m r_o (A+1))$$




$$\Rightarrow R_o = \frac{v_T}{i_T} = (2 + g_m r_o (A+1)) r_o = 2r_o + g_m r_o^2 (A+1)$$

$$\approx \underline{\underline{g_m r_o^2 \cdot A}}$$







DC bias levels



Bias voltages come from Fig. 20.43 (long-channel parameters in Table 9.1).

Figure 20.44 How cascode currents are biased and how they operate.



$$R_p = R_n$$

* Never have two independent current source fight each other