Homework 5

ECE 5411 - CMOS Analog IC Design (Spring 2011)

Due on Monday, Feb 28, 2011.

Note: Use Cadence schematic capture, layout and Spectre simulation tools, available on the AMS servers for the homework problems.

- **Problems A:** Do problems A20.8, A20.16, A20.21, A20.22, A20.24 and A20.25 from the extra problem set available on the textbook website. Simulations are **optional** for the problems A20.8 and A20.21.
- **Problem B1:** The beta-multiplier references (BMR) are used for constant- g_m biasing, where the goal is to stabilize the transconductance of a transistor. For example, in Fig. 1 (a), the g_m of M1 will be 'copied' to a current mirror device (not shown here).
 - a) Derive expressions for I_{ref} , V_{GS_1} and g_{m1} in Fig. 1 (a). Note that M3 is K times wider than M4 and M1 and M2 are the same size. Draw the schematic for a start-up circuit for this BMR.
 - b) Will the circuit shown in Fig. 1 (b) work as a constant- g_m reference? Explain.
 - c) Fig. 1 (c) shows a fix for the body effect problem in the bottom NMOS in the BMR. Derive an equation for I_{ref} in this circuit. Run a temperature sweep on I_{ref} and compare it with the results from the BMR seen in class. Explain your observations.



Figure 1: Problem B1

- **Problem B2:** The concept of cascoding can be further extended to realize a *double-cascode* current mirror as shown below.
 - a) Assuming all devices to be identical, find an expression for the output resistance of this double-cascode current mirror? What are the trade-offs involved if double-cascoding is used in designs?



- b) Given an ideal reference (I_{ref}) and using long-channel equations, design a wide-swing double-cascode current mirror such that the minimum allowed output voltage is $3V_{DS,sat}$. Neatly show the schematics and the steps for calculating the sizes of the long-length devices used in the design.
- **Problem B3:** Using the TSMC 180n process and the data from problem 5 of HW4, design and simulate:
 - a) A beta-multiplier current reference (BMR) as seen in Fig. 20.18 in the textbook. Plot the currents in the BMR when V_{DD} is swept. Comment on the supply sensitivity of the circuit.
 - b) Repeat part (a), by using an ideal amplifier to regulate the drain voltages of the bottom NMOS devices in the BMR.
 - c) Replace the ideal amplifier model by a transistor-level self-biased amplifier as in textbook Fig. 20.22. Simulate and comment on the supply sensitivity of this circuit. Apply a step input to V_{DD} and plot the response to verify the stability of the circuit.