


ECE 518- Lecture 7

Note Title

2/5/2015



$$L(s) = \left(K_{PD} + \frac{K_{PD,I}}{s} \right) \cdot \frac{2\pi K_{VCO}}{s} \cdot \frac{1}{N}$$

$$\omega_z = \frac{K_{PD,I}}{K_{PD}}$$

CP-PLL
 $\Rightarrow$

$$K_{PD,I} = \frac{I_o}{2\pi C}$$

$$K_{PD} = \frac{I_o R}{2\pi}$$

CP current source

$$L(s) = \left(\frac{I_0 R}{2\pi} + \frac{I_0}{2\pi s C} \right) \cdot \frac{2\pi K_{VC}}{N \cdot s}$$

$$= \frac{(1 + sRC) K_{VC} I_0 R}{N s^2 RC}$$

for $\omega \approx \omega_{u, \text{loop}}$, the unity-gain frequency


$$\omega \gg \omega_z$$



$$1 + sRC \approx sRC$$


$$L(s) \approx \frac{sRC \cdot K_{VC} I_0 R}{s^2 RC \cdot N}$$

$$= \frac{K_{VC} I_0 R}{sN} \Rightarrow$$

$$\omega_{u, \text{loop}} = \frac{K_{VC} I_0 R}{N}$$







$$\omega_1 \gg \omega_2$$

$$\omega_{ref} \gg \omega_{u,loop} \Rightarrow$$

$$\omega_{ref} > 10 \omega_{u,loop}$$

$$\omega_{u,loop} < \frac{\omega_{ref}}{10} \text{ for CT approximation}$$

① CT appx is valid

② suppression of reference feedthrough


loop-bandwidth

$$\omega_{3dB} \simeq \omega_{u,loop} = \frac{K_{VCO} \cdot I_R}{N}$$

↳ how fast the PLL can switch from one frequency to another ($N = N_0 \rightarrow N_0 + 1$)

* A higher $\omega_{u,loop} \Rightarrow$ PLL settles faster
 $\Rightarrow$ more periodic disturbance from ω_{ref} in the output


$\omega_{u,loop}$ presents a fundamental tradeoff B/w
settling speed & noise in the PLL output.



Note that:

$$\underline{\omega_{p2} > \omega_{u,loop}}$$

higher suppression of the reference fed through
without changing the $\omega_{u,loop}$ "loop-BW"




seen in most practical PLLs

2nd order

$$L(s) = \frac{2\pi K_{VCO}}{N \cdot s} \left(\frac{I_0 R_1}{2\pi} + \frac{I_0}{2\pi s C_1} \right) = \frac{K_{VCO} I_0}{s N} \cdot Z(s)$$

$$\downarrow R_1 + \frac{1}{s C_1}$$

* Third-order:




$$Z(s) = \left(R_1 + \frac{1}{sC_1} \right) \parallel \frac{1}{sC_2}$$

$$= \frac{\left(R_1 + \frac{1}{sC_1} \right) \frac{1}{sC_2}}{R_1 + \frac{1}{sC_1} + \frac{1}{sC_2}} = \frac{(1 + sR_1C_1)}{s(C_1 + C_2)(1 + sR_1 \frac{C_1C_2}{C_1 + C_2})}$$

$$= \frac{(1 + sR_1C_1)}{s(C_1 + C_2)(1 + sR_1C_1 \parallel C_2)}$$

$$\Rightarrow L(s) = \frac{K_{VL} I_0}{s^2(C_1 + C_2)N} \cdot \frac{(1 + sR_1C_1)}{(1 + sR_1C_1 \parallel C_2)} = \frac{K_{VL} I_0 (1 + s/\omega_z)}{N(C_1 + C_2)s^2 (1 + s/\omega_{p2})}$$

$$\omega_{p2} = \frac{1}{R_1 \cdot C_1 \parallel C_2}$$



{ reference suppression
phase margin
loop-bandwidth

PLL Design Example:

Spec: $f_{out} = 1 \text{ GHz}$
 $f_{ref} = 10 \text{ MHz}$

$$\Rightarrow N = 100$$

$$K_{VCO} \equiv \text{VCO gain} = 100 \frac{\text{MHz}}{\text{V}}$$


$$\omega_{u, \text{loop}} \leq \frac{\omega_{ref}}{10}$$

We arbitrarily choose $\omega_{u, \text{loop}} = \frac{\omega_{ref}}{25} = 400 \text{ kHz} \times 2\pi$

$$\omega_{u, \text{loop}} \leq \frac{K_{VCO} \cdot I_o R}{N} = 2\pi \times 400 \text{ kHz}$$

$$\Rightarrow I_o R = \frac{100 \times 400 \times 10^3}{100 \times 10^6} \times 2\pi \approx 2.5 \text{ V}$$

$$\boxed{I_o R = 2.5 \text{ V}}$$



Let's pick $I_0 = 200 \mu A$ ~~↓~~ ~~✗~~

$$\Rightarrow R = 12.5 \Omega$$

we need $\omega_z \ll \omega_{u,loop} = \frac{\omega_{u,loop}}{5}$

$$\omega_z = 2\pi \times 8k \text{ rad/s} = \frac{1}{RC}$$


$$\Rightarrow C = \frac{1}{2\pi} \mu F = \underline{159 \text{ nF}} \downarrow$$

Redesign:

$$I_0 = 200 \mu A \Rightarrow R = 12.5 \text{ k}\Omega$$

$$C = 159 \text{ pF}$$

Area is dominated by
"C"



Time to settle $\Rightarrow t_s = \frac{4.7}{\omega_{u,loop}} = 12.5 \mu s$
assuming 1st-order

How many cycles of 1GHz $\Rightarrow$ 12,500 cycles

Need to simulate for > 25000 cycles.