


ECE 518- Lecture 2g

Note Title

4/7/2015

Ring Oscillator



$$\sigma_{\Delta T} \propto \sqrt{T}$$

Delay Chain






Fig. 4.3: Timing Jitter Accumulation for Ring Oscillator vs. Delay Chain.

@ $\sim f_{ref}$

Multiplying DLL




ring V_{LO}




σ_{DT}

Delay line with
edge comb.




phase-domain Model



$$\phi_{out} = \phi_{ref} + K_{vco} V_c$$

$\downarrow$
 $\frac{\text{rad}}{V}$



$$L(s) = \frac{I_0}{2\pi} \cdot \frac{K_{vcoL}}{sC}$$

Type-I
1st order

$$H_{cl}(s) = \frac{\phi_{out}(s)}{\phi_{ref}} = \frac{L(s)}{1 + L(s)}$$

$$= \frac{\frac{I_0}{2\pi} \frac{K_{vcdL}}{sC}}{1 + \frac{I_0}{2\pi} \frac{K_{vcdL}}{sC}}$$


$$= \frac{1}{1 + \frac{2\pi sC}{I_0 \cdot K_{vcdL}}}$$

$$= \frac{1}{1 + s/\omega_{3dB}}$$

$$\omega_{3dB} = \omega_{u, \text{ref}} = \frac{I_0 \cdot K_{vcdL}}{2\pi C}$$


$$\text{rise-time} \Rightarrow \frac{2.2}{\omega_{3dB}} = 2.2 \tau$$

V_{CDL} design





current-starved delay cells
 V_{DD} -tuning

load-tuning



$$C_{eff} = f(V_L)$$



PSRR issues with
single-ended delay
cells.



Harmonic locking

Note:

↑ flipped connections




VCDL delay $\rightarrow T_D \sim \frac{T_{clk}}{2} \rightarrow 2.5 T_{clk}$

VCDL tuning range

Can possibly lock with

$T_D = 2 T_{clk}$ instead of T_{clk}



more jitter accumulation in DCK.

* false locking $\Rightarrow$

false-lock detection logic

↳ reset the VCDL to $T_{D,min}$

* We could limit VCDL delay

$$0.5T_{ck} < T_D < 1.5T_{ck}$$

but then we are restricted to

ground $f_{ck} = \frac{1}{T_{ck}}$