


ECE 518 - Lecture 21

Note Title

4/2/2015



Split-tuned PLL with continuous tuning





high-gain coarse control (V_C)

low-gain fine control (V_F)


* Two coupled feedback loops

* potential instability


Example split-tuned delay cell



Coarse $K_{V_{CO}}$ gain = $10 \times$
fine V_{CO} gain



Stability Analysis




$\frac{(K-1)K_{V\omega}}{K}$ & $\frac{K_{V\omega}}{K}$
 coarse & fine
 (K-1):1

Loop-gain

$$LG(s) = \frac{I_{cp}}{2\pi} \frac{F(s) \frac{K_{V\omega}}{k}}{s \cdot N} + \frac{I_{cp}}{2\pi} \cdot \frac{F(s)}{1+sRC_1} \cdot \frac{(k-1)}{k} \cdot \frac{K_{V\omega}}{s}$$

$$= \frac{I_{cp}}{2\pi} \frac{F(s)}{N} \frac{K_{V\omega}/k}{s} \left(1 + \frac{k-1}{1+sRC_1} \right)$$

here $F(s) = \frac{s + \frac{1}{RC_1}}{sC_2 (s + \frac{1}{RC_1 || C_2})}$



$$LG(s) = \frac{I_{cp}}{2\pi N} \cdot \frac{K_{vo}}{s^2} \cdot \frac{1}{(C_1 + C_2)} \cdot \left(\frac{1 + \boxed{SR C_1 / K}}{1 + SR \frac{C_1 C_2}{C_1 + C_2}} \right)$$


$$\omega_z = \frac{1}{RC_1/K}, \quad \omega_{p1} = \omega_{p2} = 0, \quad \omega_{p3} = \frac{1}{RC_1 \parallel C_2}$$

* ω_z increases by the VCO gain reduction factor 'K'

↳ Increase C_1 by K-times to retain the same ω_z

↳ the loop-gain drops


↳ increase I_{cp} to retain the same $\omega_{u, loop}$.



$$\begin{aligned}
 L_G(s) &\approx \frac{K \cdot I_{cp} \cdot K_{vco}}{2\pi N s^2} \cdot \frac{1}{(K C_1 + C_2)} \left(\frac{1 + s R C_1}{1 + s R \left(\frac{K C_1 C_2}{K C_1 + C_2} \right)} \right) \\
 &\approx \frac{I_{cp}}{2\pi N} \cdot \frac{K_{vco}}{s^2} \cdot \frac{1}{C_1} \left(\frac{1 + s R C_1}{1 + s R \left(\frac{K C_1 C_2}{K C_1 + C_2} \right)} \right)
 \end{aligned}$$

⇒ Split-tuned approach reduces the VCO gain by a factor of K at the expense of increasing the area by K -times.

Improved split-tuned PLL






* leads to higher frequency tuning range

↳ Ensure that the two loops don't interact with each other.

Ring VCO Noise

ring oscillator
↳ free running
ring-VCO






accumulated


* Does this jitter depend on ring length?

↳ Depends on the edge transitions in ΔT period.

open-loop VCO
(ring oscillator)



closed-loop VCO
(PLL)





* jitter accumulation takes only up to $\tau = \frac{1}{\omega_{n,loop}}$
after the jitter is suppressed

* we can't have $\omega_{n,loop} \rightarrow \infty$

But $\omega_{n,loop} < \frac{\omega_{ref}}{10}$ or ω_{p3}


* Can we do better than a PLL in terms of jitter accumulation

Delay Locked Loop (DLL)




Voltage controlled delay line


x reference is applied to both the PD as well as the VCDL




4-clock phases




Quadrature phases






VCDL gain $K_{VCDL} = \frac{\Delta T_D}{\Delta V_c}$, $\left(\frac{\text{Sec}}{\text{V}}\right)$




$= \frac{2\pi}{T_{ref}} \cdot \frac{\Delta T}{\Delta V_c} \cdot \left(\frac{\text{rad}}{\text{V}}\right)$

VCDL Noise




@ DCK



* Jitter accumulates only for one input clock period

↳ input clock resets jitter accumulation

↳ VCDL noise is much smaller than the VCO phase noise



not $\sqrt{\Delta T}$

