

ECE 518 - Lecture 1



Note Title

1/13/2015

Phase-locked loops (PLLs)

↳ invented 80 years ago

① RF transceivers (frequency synthesis)



N ← integer or fraction
fixed or variable

$$N = \frac{N_1}{N_2}$$

e.g. GSM 900-925 MHz
in steps of 30 kHz

②

Digital systems



cpu / DSP



FPGA

memory, HDD, XBox (CPU),

Displays,

③


Skew reduction



~ PLL/DLL to align CK_B to CK_{in}

④ Clock recovery


Serial Interface (10-32 Gbps)




FPGA

Network processor


Tx




10 Gbps



Clock & Data recovery (CDR)




⑤ Jitter reduction



⑥ "FM demodulation"



Negative feedback loops :




the system senses the output, compares to a desired value, and then drives the output towards the desired value

↳ error $\rightarrow$ constant

* what is the nature of the controller?




↳ an integrator is used as a controller





Example: Negative feedback amplifier

$V_o = k \cdot V_i$ ↓ gain




$\frac{V_o}{k} \rightarrow V_i$


$\Rightarrow V_o \rightarrow k V_i$




Gain = k

$\omega_u \rightarrow$ unity-gain frequency of the integrator






Controlled frequency source



Controlled frequency source
 $\rightarrow$ Vary output frequency using an electrical signal



→ VCO
(voltage controlled oscillators)

Voltage Controlled Oscillator


Bias point

↓ small voltage
 $V_{CO} + V_C$



$$f_0 + K_{VCO} V_C$$

↑ free running frequency




VCO gain
 $\left(\frac{\text{Hz}}{\text{V}}\right)$

output $\rightarrow A \cos(2\pi f_0 t + 2\pi K_{VCO} V_C t)$

In reality, the phase is uncontinuous

$$A \cos\left(2\pi f_0 t + 2\pi K_{VCO} \int_0^t V_C(t) dt\right)$$



VCO phase