

ECE 518-Lecture 11




Note Title

2/19/2015

No Lecture on
Tuesday, 2/24

Watch online video
instead


① PFD dead zone



$$\Delta\phi = 0$$


$$T_{rst} = 0$$

$\Delta\phi > 0$



$\Delta\phi > 0, T_{rst} = 0$


due to finite RC time constant in driving the switches




* for some small $|\Delta\phi| > 0$, the charge pump switches fail to turn on

$$\Rightarrow I_{cp} = I_p - I_n = 0 \text{ for some}$$

$$|\Delta\phi| < \phi_0$$



I_{cp} is the current supplied to the loop-filter



$\text{avg}(V_c)$

don't confuse with this




$\Rightarrow I_{cp}$ is no longer a function of $\Delta\phi$

$\Rightarrow$ loop gain drops to zero

$\hookrightarrow$ output phase is not locked


$\Rightarrow$ PFD/cp suffers from a "dead zone" around zero $\Delta\phi$ and is equal to $\pm\phi_0$



* dead zone allows the vco to accumulate as much phase error as ϕ_0 as there is no corrective feedback
 $\rightarrow$ random phase accumulation $\Rightarrow$ jitter

finite reset time in the PFD,

↳ coincident pulses on Q_A & Q_B to eliminate the dead zone





⇒ T_{rst} must turn the CP switches ON

⇒ Q_A & Q_B pulses always turn the CP on if they are sufficiently wide $\in T_{rst}$

↳ dead zone vanishes if T_{rst} is long enough to allow Q_A & Q_B to reach a valid logic level and turn on the CP switches


② UP / DN skew



$$I_{cp} = I_p - I_n$$




V_{C_1}



→ more periodic disturbance


* match the UP & DN paths



Equalize the delays

③ I_p & I_n mismatch

"Open-loop understanding"




current flows into the LF
due to the I_p & I_n mismatch I_p
during the reset time

$$T_{rst} > 0$$

$$I_p - I_n = \Delta I_o$$


$$I_{cp} = I_p - I_n$$



$$I_p > I_n$$

even if $\Delta\phi=0$,

δI_o will flow into the LF during T_{rst} time




Now, in the steady-state (i.e. closed-loop)



$$\delta Q = T_{rst} \cdot \delta I_o = \Delta T \cdot I_n$$

steady-state fixed i_{cp}
effect created to
counterbalance the
impact of δI_o




$$\Delta T = T_{rst} \cdot \left(\frac{\delta I_o}{I_n} \right)$$


$$\Delta T \stackrel{\Delta}{=} T_{rst} \cdot \left(\frac{\Delta I_{cp}}{I_{cp}} \right)$$

Corresponding phase offset

$$\Delta \phi = 2\pi \frac{\Delta T}{T} =$$


$$2\pi \cdot \frac{T_{rst}}{T} \left(\frac{\Delta I_{cp}}{I_{cp}} \right)$$


④ Charge Sharing in the CP



* initially S_1 & S_2 are off
 $\rightarrow$ node $x \rightarrow 0$ (NMOS cm shorts gr)
 $\rightarrow$ node $y \rightarrow V_{DD}$

* $\Delta\phi = 0$ S_1 & S_2 turn on



charge-sharing occurs
 b/w C_x , C_y & C_1

Let's say for $\Delta\phi = 0 \Rightarrow V_c$ should be kept constant
 $V_c \rightarrow f_{vco}$

But b'coz of charge sharing

$$V_C \text{ final} = \frac{C_x V_x + C_y V_y + C_1 V_c}{C_x + C_y + C_1}$$

$$= \frac{C_y V_{DD} + C_1 V_c}{C_x + C_y + C_1}$$


$\Rightarrow V_c$ 'jumps' $\Rightarrow V_{CO}$ phase error $\Rightarrow$ jitter

$\Rightarrow$ This disturbance depends upon the value of V_c

$\Rightarrow$ If jitter depends upon f_{osc} of the PLL
 $\Rightarrow$ charge sharing

Solution:

keep the current sources turned ON and simply steer the current



V_{DS1} & V_{SD2} should not vary during switching

Buffer Amp also ensures that I_p & I_n are always ON