

ECE 518- Lecture 6


Note Title

2/7/2013


$$\overset{\text{NMOS}}{\beta_{\text{pull-down}}} > \beta_{\text{access}} > \overset{\text{PMOS}}{\beta_{\text{pull-up}}}$$

readable writable


SRAM Cell Noise Margin




"Butterfly curves"




"Storage Mode"



"Read Mode"




"Monte Carlo"




Read Butterfly curve

BL's are precharged at $\frac{V_{DD}}{2}$, Read

WL @ V_{DD}




4T Cell SRAM




(-) leakage current

Storage Mode




"Read mode"



Noise margin is less

Floating Gate Memory :



* poly 1 is floating $\rightarrow$ not electrically connected

* poly 2 $\Rightarrow$ controlling gate of this transistor

$\hookrightarrow$ we can store information (memory) by changing, adding or removing charge stored in the floating gate

