


ECF 518 - Lecture 5


Note Title

2/5/2013





Row Driver


Body-effect



charge pump



Does this scheme work?



Example :

Let $V_{DD} = 1V$

$V_{THP} = V_{THN} = 280mV$

$V_{DDP} = 1.5V$
(from a charge pump)


$X=0 \Rightarrow$ WL is driven to V_{DDP} ✓

$X=1 \Rightarrow$ NMOS $\Rightarrow$ ON, PMOS $\Rightarrow$ Can't shut off

$V_{SG} = 0.5V > |V_{THP}|$

Problem !

CMOS drivers:



When $DEC = 0 \Rightarrow M_1 \Rightarrow \text{OFF}, \underline{M_2 \Rightarrow \text{ON}}$ (+ve feedback)
 $\Rightarrow M_3 \Rightarrow \text{ON}$
 $\rightarrow \underline{M_4 \text{ shuts off}}$ ✓


When $DEC = 1 \Rightarrow M_1 = \text{ON}, \underline{M_2 = \text{OFF}}$
 $\rightarrow$ gate of M_4 is pulled to 0 $\rightarrow M_4$ turns ON
 $\rightarrow M_3$ shuts off! ✓

⇒ This circuit works well

↳ (⇒) significant contention current flows when M_3/M_4 are turning on

⇒ To avoid this, V_{DDP} can be clocked supply

↳ goes high after the decoder output has transitioned



Page in a DRAM array?

256 kb Subarray $\sqrt{2^{18}} = 2^9$


1-bit

RA


CA

4-bit word

⇒ open the WL
only once



RAS
CAS



"Page Mode"

SRAM :

[Processors → cache
ASIC

↳ Volatile memory


retains information as
long as power is applied

↳ No refreshing needed


ASIC → Application Specific
ICs

6T SRAM Cell

6T SRAM Cell




6T SRAM Read :



M_1 must be stronger than M_2

↳ node A doesn't trip the second inverter


↳ stable ready




* Can use S/A to speed up the reads

"Cell must not be flipped while reading".



* C_{BL} discharged through the access transistor and pulled by M_2 .





$$\beta_{\text{pull-down}} > \beta_{\text{access}} > \beta_{\text{pull-up}}$$

"Write"



$$P_{static} = V_{DD} (I_{off,p} + I_{off,n})$$