




ECE 518 - Lecture 4



$$\Delta V_{bit} = \pm \frac{C_{mbit}}{C_{mbit} + C_{BL}} \cdot \frac{V_{DD}}{2}$$







Time-Constant



$$\tau = RC$$

$$\tau = \frac{C_x}{g_m}$$








- ① R_{iso} somewhat isolates the BL from the SA while sending initially.
- ② Iso can be used to isolate the S/A from the array.



$$\tau = \frac{C_{SA}}{g_m}$$








256 k bit Sub Array

2x512 WL
512 BL



16 Mb
Array block

$$2^4 \cdot 2^{20} = 2^{24}$$

$$2^{12}$$

Figure 16.39 Detailed block diagram of a RAM.

$$256k \times 64 =$$

$$2^8 \cdot 2^{10} \cdot 2^6 = 2^{24} = 2^4 \cdot 2^{20} = 16M$$

1Gb \Rightarrow 8 banks of 128 Mb Arrays

$$\text{Area efficiency} = \frac{\text{Area of Memory blocks}}{\text{Total Chip Area}} \rightarrow 50-60\%$$

Peripheral circuitry \rightarrow SAs, Row & Col decoders,
Row drivers

$$1\text{Gb} = 2^{30} = 2^{15} \cdot 2^{15}$$

15 bit RA, CA

\Rightarrow Row & Column address ^{pin} MUXing
 $\overline{\text{RAS}}$, $\overline{\text{CAS}}$




Figure 1.18 Block diagram of a 64Mb SDRAM with 16-bit I/O.


↓ Synchronous DRAM

Global Decoding

$2^{15} \Rightarrow 32,768$ row wires

* Need another metal layer for routing
↳ process challenges

(+) area efficient



32K ↘ 1 row turns on

↳ drives WL in 64 memory arrays

↳ 32K columns have data sitting on bitline

→ Wastage of power while trying to read a 1 bit
↳ 32K columns have data

Local decoding

search the address across all the subarrays

↳ locally decode the WL

→ every subarray needs a decoder

↳ area inefficient

⇒ doesn't require process complexity

* In practice

↳ combination of global & local decoder



Locally decode to bit address

$a[9:0]$


Select 00 0000 0000

$$DEC = \bar{a}_0 \cdot \bar{a}_1 \cdot \dots \cdot \bar{a}_9$$

CMOS Static
Decoder

$$= \overline{a_0 + a_1 + \dots + a_9} \quad \text{not}$$

$$= \overline{\bar{a}_0 \cdot \bar{a}_1 \cdot \dots \cdot \bar{a}_4 + \bar{a}_5 \cdot \bar{a}_6 \cdot \dots \cdot \bar{a}_9}$$



local decoder





Figure 16.41 How the address lines are connected to a decoder element.



PE Logic

↓ precharge - Evaluate logic

$$Y = \overline{AB}$$




a_2, a_1, a_0




a_1, a_0
Weak
& keeper
masker

Precharge



PE decoder with a keeper PMOS.



1
4 nibble
8 Byte
Word sizes

