


ECE 518 - Lecture 3


Note Title

1/29/2013


leakage \rightarrow SubVT conduction
junction leakage
GIDL


-ve
Body biasing





Ex. Sense "1" followed by a "0" write operation





SRAM cell

Folded Array Architecture

Can't have a 1m1bit cell
at every intersection of
WL & BL's




Figure 16.16 The folded array is formed by taking the open array architecture (open book) topology seen in Fig. 16.6 and "closing the book," that is, folding array 1 on top of array 0. Note that the bold lines indicate the bitlines from array 1 in the newly formed array.







Figure 16.17 How a memory cell is located at every other intersection of a row line and a column line in a folded-area architecture.

Layout of a 1T1C Cell

Open array Arch.



F is feature size, which is half the bit line pitch; that is, $F = \text{pitch}/2$.



process technology
 $F = \frac{P}{2}$
 $6F^2$
 Bitline pitch
 Bit line pitch

Figure 16.19 Layout of mbit used in an open bit line configuration.

folded Array




Figure 16.20 The mbit pair used for a folded architecture.




Figure 16.21 Folded architecture layout and cell size.

$$6F^2 \rightarrow 8F^2$$

$$\underline{\underline{8F^2}}$$

(a) Trench Cap




Figure 16.22 Cross-sectional view of a trench capacitor cell.

(b) Buried Capacitor




Figure 16.23 Cross-sectional view of a buried capacitor cell.



- (+) Good density
- (+) Less coupling
- (-) Process is complicated

- (+) Simpler process
- (-) more coupling
- (-) Larger Cap area

$$C_{ox} = \frac{\epsilon_r \epsilon_0}{t_{ox}}$$

low t_{ox}

* Reduce dielectric stress



$$\text{stress} \leq \frac{V_{DD}}{2}$$