


ECE 518 - Leeture 3 Note Title











Figure 16.6 How the NSA is placed between two memory arrays in the so-called open memory array architecture.







Figure 16.17 How a memory cell is located at every other intersection of a row line and a column line in a folded-area architecture.






Figure 16.19 Layout of mbit used in an open bit line configuration.

that is, F = pitch/2.

## Folked Alkay




Figure 16.20 The mbit pair used for a folded architecture.




Figure 16.21 Folded architecture layout and cell size.

6FZ>8FZ






Figure 16.22 Cross-sectional view of a trench capacitor cell.

Figure 16.23 Cross-sectional view of a buried capacitor cell.

X Reduce dielectric Stress