

ECE 518 → Lecture 26

Note Title



4/25/2013

* Phase detectors for random data

① data transition detection

② phase difference detection

① Hogge or Linear PD



$$t_{cq} = 0$$

⇒ Circuit produces a pulse
for each data transition
↳ edge detection

⇒ width of each pulse (Y)
varies linearly with
Op between Din
and CK.


* average value of γ depends upon data transition density


$\Rightarrow$ PD gain depends upon $\alpha \rightarrow$ data transition density
 $\downarrow$
 0.5

$\Rightarrow$ we need CK to align with the middle of the bit period

* create a reference pulse

$\hookrightarrow$ reference pulse should also depend upon data transition density





$\Rightarrow$ FF_2
 Delay refined data B
 by $\frac{T_{ck}}{2}$
 and XOR with itself

Din

ck


B

A

X

Y

out = Y - X



* Difference b/w areas of X & Y are the PD output

* In locked condition X and Y produce equal widths $= \frac{T_{ck}}{2}$
at this point $\arg(Y-X) = 0$

$$\Rightarrow \therefore \text{PW of } X = \frac{T_{ck}}{2}$$

$$\Rightarrow \text{PW of } Y = \frac{T_{ck}}{2}$$

$\Rightarrow$ ck is aligned with the middle of data


* Type PD (1985)

Hogge PD Non-idealities:

* finite delay in FFs $\rightarrow t_{cq}$

$\rightarrow$ B changes $\Delta T = t_{cq}$ after the clock rising edge

$\Rightarrow$ pulse at Y is ΔT wider than the actual
phase difference between Din & Clk.



"SONET"
STM-L
 E_1/T_1

$$\phi_{\text{offset}} = \frac{\Delta T}{T_{ck}} \cdot 2\pi$$

Pulse width of X is still $\frac{T_{ec}}{2}$

* t_c simply changes the PW at Y to be greater by ΔT



$\Rightarrow$ in locked condition $\Rightarrow$ Din & CK sustain a skew of ΔT so as to equalize the widths of X & Y



$\rightarrow$ lose timing margin





at high speeds ΔT could be comparable to T_{ec}





* Also degrades jitter tolerance

* BER $\rightarrow 10^{-12}$

bit error rate "BERT"



Type-II



← triwave in the locked condition

⇒ a triangular wave is generated at V_c
which has nonzero area


↳ surely disturbs VCO phase
↳ deterministic jitter

modification of fig 10



re himed data


Typ-II $\leq DR$



↳ little activity when the CDL loop is locked

It requires very wide BW at X & Y
to ensure complete switching of the CP
to avoid dead zone

Alexander Phase Detector




non-linear PD

Bang-Bang PD


!!PD

VDD!, GND!

clock early



clock late



→ Take three data samples S_1 , S_2 & S_3 by 3 consecutive clock edges

→ The PD detects whether a transition occurred and whether the clock leads or lags data

→ Also "Early-Late" detection method.