




ECE 518- Lecture 23

Note Title



4/16/2013

PLL






Clock Tree



Delay Locked Loop (DLL)

VCDL → Voltage Controlled Delay Line







* first order system

Objective: align output clock phase (ϕ_{out}) to the input clock phase (ϕ_{ref})


* reference is applied to both PD & VCDL

x In steady-state, VCDL delay (T_{VCDL}) =






VCDL :



VCDL gain ; $K_{VCDL} = \frac{\Delta T_D}{\Delta V_c}$, $\frac{\text{sec}}{\text{V}}$

$$K_{VCDL} = \frac{2\pi}{T_{\text{ref}}} \cdot \frac{\Delta T_D}{\Delta V_c} \cdot \frac{\text{rad}}{\text{V}}$$

Phase domain Model :



$$L(s) = \frac{I_0}{2\pi} \frac{K_v s L}{sC} \leftarrow \text{single integrator}$$



Type-I
1st-order

$$H_e(s) = \frac{\phi_{out}}{\phi_{ref}}(s) = \frac{L(s)}{1+L(s)} = \frac{\frac{I_0 K_v}{2\pi s C}}{1 + \frac{I_0 K_v}{2\pi s C}}$$

$$H_{cl}(s) = \frac{1}{1 + \frac{2\pi s c}{I_0 \cdot k_v}}$$

$$= \frac{1}{1 + \frac{s}{\omega_{2dB}}}$$

$$\omega_{loop} = \omega_{2dB} = \frac{I_0 \cdot k_v \cdot c}{2\pi c}$$




$$1\% \text{ settling} \rightarrow \frac{4.7}{\omega_{2dB}}$$

$$\# \text{ of ref cycles} = \frac{4.7}{\omega_{2dB} \cdot T_{ref}}$$

PLL setting

PLL f_{out}




non linear

$Df > 0$
cycle slipping


linear setting



DT nature of the system
ON / OFF transients
"Chattering"

$V_c \approx T_s$





VCDL Design






Better PSRR





$$T_c = T_{ref}$$

$$T = \frac{T_{ref}}{4}$$




Generate
Multi phase
clocks


(PVT Tolerant)

× phase mismatch

open loop VCO



Delay line




* DLL accumulates jitter by T_{ref}

DLL issues



$$T_{Dmin} < T_D < 2.5 T_{ref}$$

① Harmonic locking



in locked condition

$$T_D = T_{ref}$$
$$= 2T_{ref}$$

⋮

* Accumulates jitter for $2T_{ref}$ instead of T_{ref}

* To avoid harmonic locking


$$T_D < 2T_{ref}$$

* Some logic to detect false locking

↳ reset T_D to T_{min}

VCDL delay to minimum delay.

Stuck at minimum Delay



Problem: DLL trying to lock with $T_D = 0$

$$T_{D,min} > \frac{T_{ref}}{2}$$

* stuck at maximum delay