


ECE 518 - Lecture 22

Note Title

4/11/2013



Aside:

free running oscillator




* f_{ck} is not stable with PVT

ideal clock

A square wave representing an ideal clock signal.

Can't use a free running VCO

* Accumulated jitter




accumulated jitter


random walk



Brownian motion



$$L(s) = \frac{I_o K_{VCO}}{N} \cdot \frac{F(s)}{s}$$




$$NTF_{ref}(s) = \frac{\phi_{out}(s)}{\phi_{ref}(s)} = \frac{N \cdot L(s)}{1 + L(s)}, \quad NTF_{div}(s) = NTF_{ref}(s)$$

$$NTF_{cp}(s) = \frac{\phi_{out}(s)}{\phi_{icp}(s)} = \frac{2\pi}{I_o} \cdot NTF_{ref}(s)$$


$$NTF_R(s) = \frac{\phi_{out}(s)}{V_R(s)} = \frac{\left(\frac{2\pi K_{VCO}}{s}\right)}{1 + L(s)}$$


$$NTF_{VCO}(s) = \frac{\phi_{out}}{\phi_{VCO}}(s) = \frac{1}{1 + L(s)}$$

NTF_s



Noise Sources





More realistic

cl + VR Noise


S-shaped curve

Total phase Noise

VCO phase noise

divider

Jitter calculation



Total phase noise

$$\sigma_{\Delta\phi}^2 = \int_0^{\infty} S_{\phi_{out}}^{total}(f) df$$

rms

$$\sigma_{\Delta\phi} = \sqrt{\int_0^{\infty} S_{\phi_{out}}^{total}(f) df}$$

radians

$$= \sqrt{\int_0^{\infty} S_{\phi_{out}}^{total}(f) df} \cdot \frac{360^\circ}{2\pi} \text{ degrees}$$

$$\sigma_{DT} = \sqrt{\int_0^{\infty} S_{f_{out}}^{Total}(f) \cdot df} \cdot \frac{T_{VCO}}{2\pi} \quad (sec)$$

↑ rms jitter (ps)
↑ random jitter (rj)

deterministic jitter (dj)

PSRR

- * CP current mismatch — static
- * charge sharing — dynamic


$$N = 2.125 = 2 + \frac{1}{8} = \frac{17}{8}$$

fractional divider → dj




mismatch $\rightarrow$ Monte Carlo simulation
* analysis

* PSRR $\rightarrow$ Brute force
simulation



$\Rightarrow r_j \propto d_j$ Tradeoff



Noise optimization:

- ① Start with an estimate of PLL BW (ω_{3dB})
 $\omega_{q,loop} < \frac{\omega_{ref}}{10}$
- ② Find loop parameters, $I_o, R, C_1, C_2,$
- ③ Simulate/Estimate PSD of the noise sources
- ④ Find total output noise
- ⑤ Meet specs?
 - No → ⑥ adjust ω_{3dB} to lower noise
 - Yes → See if you reduce power


Matlab + Cadence, PLL assistant from cp5im.com

Phase Noise


Ideal oscillator

$$A \cos(\omega_c t)$$

$$T_c = \frac{2\pi}{\omega_c}$$



Real oscillator





PSS

RF microelectronics


→ Razavi, 2nd Ed
2012

PSD:

$S_{out}(f)$



* impulse is "broadened" due to the phase noise





× Spectrum Analyzer
× FFT matlab

× Normalize the power at $f_c + \Delta f$ in 1 Hz BW wrt the power of the carrier (dBc)



Ex. GSM

the frequency synthesizer phase noise of

$< -115 \frac{\text{dBc}}{\text{Hz}}$ at 100 kHz offset




Leeson's Model for
phase noise



Delay Locked Loop (DLL)

Objective: align the output clock phase (ϕ_{out}) to the input clock (ϕ_{ref})



* In steady-state
VCDL delay = T_c