


ECE 518 - Lecture 21

Note Title


4/9/2013




I , V_{DD} , C_{eff}




V_{CO} with even delay steps






Pseudo-Differential Delay Cells



* wide tuning range


↔ Asymmetric output waveforms
↳ duty cycle distortion

↔ Poor PSRR



$$Z = RC$$

$$\left(\gamma_{sp} \parallel \gamma_{on} - \frac{1}{g_m2} \right) C_L$$



VCO Buffers

- * Convert low-swing VCO outputs to full-swing

- * Requirements:

- ↳ least drooping $C_{in} \downarrow \downarrow$

- 50% $\frac{\text{output}}{\text{duty}}$ cycle



- fast rise/fall times

- Power \downarrow


- PSSR \uparrow

Wesk Harris Logical Effort Theory

for minimum
 $A \Rightarrow f_0^4$



Crossbar current



Noise in PLL

Deterministic


- * Supply noise
- * Coupling noise
- * Substrate noise


Random


- Thermal
- flicker noise

"reference feedthrough"



Thermal Noise







$$\overline{V_n^2}_{f_f} = \frac{K}{WL} \cdot \frac{1}{f}$$




Generic Noise Analysis

.noise
.pnoise

① Identify all noise sources


② Calculate/estimate PSD of each noise source, $S_i(f)$

③ Evaluate TF from each of the noise sources to the output of the PLL ($H_i(f) = \frac{\phi_{out}(s)}{\phi_i(s)}$)



④ Determine the contribution of each noise source to the output $\Rightarrow (H_i(f))^2 \cdot S_i(f)$

⑤ sum all the contribution for total output noise = $\sum_i (H_i(f))^2 \cdot S_i(f)$




Noise PSD \Rightarrow $S_{\phi_{ref}} \leftarrow$ reference clock noise

$S_{iup} \leftarrow$ PFD/CP noise

$S_{v_r} \leftarrow$ Loop filter resistor noise

$S_{\phi_{vco}} \leftarrow$ VCO phase noise PSD

$S_{\phi_{div}} \leftarrow$ divider noise



$$L(s) = \frac{I \cdot k_V \omega \cdot L F(s)}{N}$$

$$\frac{\phi_{out}}{\phi_{VCO}} = \frac{1}{1 + L(s)}$$

