


ECE 518 - Lecture 21

Note Title

4/9/2013



I , V_{DD} , C_{eff}



Vco with with even delay steps

inversion
here

flip this
connection






+ Phase noise

- PSRR

Aside



LVDS, CML $\checkmark$ current mode logic

"SERDES
Serial IO's"



CML - CMOS converter

Pseudo-Differential Delay Cells




$$Z = RC$$

$$\left(r_{ip} \parallel r_{on} - \frac{1}{g_{m2}} \right) C_L$$

* wide tuning range

(-) Asymmetric output waveforms
 ↳ duty cycle distortion

(-) Poor PSRR



VCO Buffers

* Convert low-swing VCO output to full-swing

* Requirements:

↳ least loading $C_{in} \downarrow \downarrow$

→ 50% ^{output} duty cycle



→ fast rise/fall times

→ power $\downarrow$




→ PSSR $\uparrow$

Neske Harris Start
Logical Theory

for minimum
 $A \Rightarrow \underline{\underline{F \geq 4}}$



Crowbar
current



Noise in PLL

Deterministic

- * Supply noise
- * Coupling noise
- * Substrate noise

Random


- Thermal
- Flicker noise

"reference feed through"

Thermal Noise




$\Rightarrow$




$$\overline{V_n^2} = 4kTR$$

$$k = 1.38 \times 10^{-23} \text{ J/K}$$

PSD (power spectral density)






$$\overline{I_n^2} = 4kT\gamma g_m$$


$\frac{2}{3}$ long-channel
MOSFET

input referred




$\times g_m^2$

Flicker Noise ($1/f$ noise)




$$\overline{V_{n,1/f}^2} = \frac{K}{WL} \cdot \frac{1}{f}$$



Generic Noise Analysis

• noise
• pnoise


- ① Identify all noise sources
- ② Calculate/estimate, PSD of each noise source, $S_i(f)$
- ③ Evaluate TF from each of the noise sources to the output of the PLL ($H_i(f) = \frac{\phi_{out}(s)}{\phi_i(s)}$)



- ④ Determine the contribution of each noise source to the output $\Rightarrow |H_i(f)|^2 \cdot S_i(f)$

- ⑤ Sum all the contribution for total output noise $= \sum_i |H_i(f)|^2 \cdot S_i(f)$

Noise in PLL



Noise
PSD $\Rightarrow$


$S_{\phi_{ref}} \leftarrow$ reference clock noise

$S_{icp} \leftarrow$ PFD/CP noise

$S_{vr} \leftarrow$ Loop filter resistor noise

$S_{\phi_{vco}} \leftarrow$ VCO phase noise PSD

$S_{\phi_{div}} \leftarrow$ divider noise



$$L(s) = \frac{I \cdot K_{VCO}}{s} \cdot LF(s)$$

$$\frac{\phi_{out}}{\phi_{VCO}} = \frac{1}{1 + L(s)}$$

