

# ECE 518- Lecture 1

Note Title

1/22/2013

## Elements of Memory IC Design

- ↳ operation of the memory cell (device design)
- ↳ array design (architecture) ←
- ↳ sensing circuits & peripheral circuits
- ↳ clocking circuits, I/O

# Memory Types :

volatile

non-volatile

Dynamic

DRAM

needs refreshing

shrinking

Static  
SRAM

↳ "latch"  
CMOS

Scaling  
CMOS  
innovations

"Flash"

NOR


NAND

glass-based

New materials  
Δ Devices

Considering:

- ① Memory Density
- ② Latency (access speed)






SRAM > DRAM > HDD


NOR ←  
NAND ←  
"Strata Flash"

- ③ Power Consumption
- ④ Process → compatible with CMOS?
- ⑤ scaling ⇒ circuit design challenges with  $V_{DD} \downarrow$   
leakage  
variability

# Process Corners CMOS





$T \uparrow, V_{THN} \downarrow$



③ R, C variations  
 $\pm 20\% \rightarrow$  die-to-die

19. on same chip








Figure 16.1 Block diagram of random access memory.

1T1C  
"DRAM"





C<sub>cell</sub>  
≈ 25ff

Custom design



25ff  
Poly - Poly





# BL ↑ ⇒ WL is long  
 ↳ slow to drive

$$t_d = 0.35 R_D C_D L$$

# WL ↑ ⇒ more # of cells on the BL

⇒ more cap on BL

⇒ small signal after sensing

⇒ slow (RC)