


ECE 517 - Lecture 7

Note Title

2/7/2017

Quantizers → Comparators, Sample-and-hold


Comparators:




$$\text{out} = \begin{cases} "1", & V_{in} > V_{ref} \\ "0", & V_{in} \leq V_{ref} \end{cases}$$

"1" $\Rightarrow$ V_{DD} supply voltage

Idea 1:



Cascade of several amplifiers to get a large gain



→ Large layout area

n -stages

$$\Rightarrow \text{gain} \Rightarrow A^n, \quad A > 1$$

$$\text{resolvable input} = \frac{V_{DD}}{A^n} \Leftarrow \Delta V_{in}$$



n-stage $A \Rightarrow A^n$

$$f_{3dB,n} = \underline{\underline{f_c \sqrt{2^N - 1}}}$$

BW of single stage

Idea 2: Positive feedback


Compare V_{in} with $V_{ref} \triangleq 0$



Sampled signal V_{in} is applied to the capacitor C

* Add more charge to the capacitor if $V_{in} > 0$
↳ inject current into C
⇒ V_C will increase and reach ∞ (V_{DD})

* Remove charge from the capacitor if $V_{in} < 0$
↳ steal current from the C
⇒ V_C will decrease and reach $-\infty$ (0V)



Initial conditions:

$$@ t=0, \quad v_c = v_0$$


final condition


$$t \rightarrow \infty, \quad \begin{aligned} v_c &\rightarrow \infty \quad \text{if } v_0 > 0 \\ v_c &\rightarrow -\infty \quad \text{if } v_0 < 0 \end{aligned}$$

VCCS
"Voltage controlled current source"

↳ transconductor, g

$$i = g v$$





Regenerative Comparator

$$v_c = C \frac{dv_c}{dt} = g v_c \rightarrow \textcircled{1}$$


$$C \frac{dv_c}{dt} = g v_c$$

$$\frac{dv_c}{dt} = \left(\frac{-g}{C} \right) v_c$$

$$v_c = v_o e^{+g/C t}$$

Exponential

pole is in the right half plane (RHP)
 $\rightarrow$ system is not stable



Regeneration time depends upon

$$\hookrightarrow V_0$$

$$\hookrightarrow \tau_c = \frac{C}{G} \} \text{ regenerative time constant}$$

$$\hookrightarrow \frac{C}{G} \sim RC \sim \text{dimension of time}$$

gain $\Rightarrow$ function of time

$$\frac{dV_c}{dt} \sim V_c = V_c(t)$$

$\hookrightarrow$ if we wait long enough, the gain will get higher


$\hookrightarrow$ hardware efficient method compared to the amplifier solution

↳ the feedback is used here


↳ standard circuit for resolving voltage differences.

$$\text{Minimum resolvable voltage} \Rightarrow \Delta V_{in} \hookrightarrow \frac{V_{DD}}{e^{T G/c}}$$

'T' $\Rightarrow$ regeneration time




Differential Signals




Compare the two inputs and find out if the difference is +ve or -ve.

$V_{cm} \rightarrow$ Common-mode voltage
 $\hookrightarrow$ common to both the input lines.




"Regenerative Latch"

Differential Transconductor




Can be designed using
 several possible
 circuit topologies.

CMos Inverter:




⇒ high gain around the switching point of the inverter


↳ bias the inverter at the switching-point
↳ trip point




Switching point
 V_{sp} of the inverter




Differential g_m circuit






Redraw
⇒



C_x & C_y are the parasitic or loading caps on nodes x & y

$$\tau = \frac{C}{g_m}$$




How to speed up regeneration operation $\left(\tau_c = \frac{C}{g}\right)$

↳ increase $g \uparrow \Rightarrow$ also increases $C_{px} + C_{py}$



$$\tau_c = \frac{C + C_{px} + C_{py}}{G}$$

reduce C for higher speed
 ↳ remove C altogether


Crosscoupled Latch



provides the best possible speed.



Issue:





"Static power dissipation"


Solution:

Tristate the inverter when it is not regenerating

↳ during phase ϕ_1








Latch is disabled when $\phi_2 = 0$

→ doesn't pull any current from the V_{DD} or the inputs

Regeneration occurs when $\phi_2 = 1$

ϕ_1 & ϕ_2 are non-overlapping



* Sampling instant
↳ falling edge of ϕ_1

* Outputs are valid a little time after ϕ_2 goes high
(regeneration to complete)

* Hold onto the data for a full clock cycle