


ECE 517 - Lecture 7

Note Title

2/7/2017

Quantizers → Comparators , Sample-and-Hold


Comparators :



$$\text{out} = \begin{cases} "1", & V_{in} > V_{ref} \\ "0", & V_{in} \leq V_{ref} \end{cases}$$

"1" \Rightarrow V_{DD} supply voltage

Idea 1:



Cascade of several amplifiers to get a large gain

Large Layout area

n -stages

$$\Rightarrow \text{gain} \Rightarrow A^n, \quad A > 1$$



$$\text{resolvable input} = \frac{V_{DD}}{A^n} \Leftarrow \Delta V_{in}$$

n-stage $\hat{A} \Rightarrow A^n$ ↓ BW of single stage

$$f_{3dB,n} = \frac{f_o \sqrt{2^N - 1}}{\underline{\underline{}}$$


Idea 2: Positive feedback

Compare V_{in} with $V_{ref} \triangleq 0$



Sampled signal V_{in} is applied to the capacitor C

- * Add more charge to the capacitor if $V_{in} > 0$
 - ↳ inject current into C
 - $\Rightarrow V_c$ will increase and reach ∞ (V_{DD})
- * Remove charge from the capacitor if $V_{in} < 0$
 - ↳ steal current from the C
 - $\Rightarrow V_c$ will decrease and reach $-\infty$ ($0V$)




V_{CCS}

"Voltage controlled current source"

↳ transconductor, g

$$i = g v$$




Initial conditions:

$$@ t=0, \quad V_c = V_o$$

final condition

$$t \rightarrow \infty, \quad V_c \rightarrow \infty \text{ if } V_o > 0$$

$$V_c \rightarrow -\infty \text{ if } V_o < 0$$




Regenerative Comparator

$$i_c = C \frac{dV_c}{dt} = g V_c \longrightarrow ①$$

$$C \frac{dV_c}{dt} = g V_c$$

$$\frac{dV_c}{dt} = \left(\frac{g}{C}\right) V_c$$

$$V_c = V_o e^{\frac{+g/C t}{}} \quad \boxed{\text{Exponential}}$$



pole is in the right half plane ($R + j\omega$)
 ↳ system is not stable

Regeneration time depends upon

↳ V_o

↳ $\tau_c = \frac{C}{G_o}$ } regenerative time constant

↳ $\frac{C}{G_o} \sim RC \sim$ dimension of time

gain \Rightarrow function of time

$$\frac{dV_o}{dt} \sim V_o = V_o(t)$$

↳ if we wait long enough, the gain will get higher


↳ hardware efficient method compared to the amplifier solution

↳ the feedback is used here



↳ standard circuit for resolving voltage differences.

Minimum resolvable voltage $\Rightarrow \Delta V_{in} \Rightarrow \frac{V_{DD}}{Tg/c}$

$\hookrightarrow T \Rightarrow$ regeneration time




Differential Signals.




Compare the two inputs and find out if the difference is +ve or -ve.

$V_{cm} \Rightarrow$ Common-mode voltage
↳ common to both the input lines.




Differential Transconductor




Can be designed using several possible circuit topologies.

CMOS Inverter:




⇒ high gain around the switching point of the inverter

↳ bias the inverter at the switching-point
↳ trip point




Switching points
 V_{TP} of the
inverter

$$V_{cm} \leq V_{ref}$$





Differential g_m circuit




$$g_m = g_{mn} + g_{mp}$$

$\uparrow_{NMOS} \quad \uparrow_{PMOS}$



$$\tau = \frac{C}{g}$$

C_x & C_y are the parasitic or loading caps on nodes X & Y



How to speed up regeneration operation $(\tau_c = \frac{C}{g})$


↳ increase $g \uparrow \Rightarrow$ also increases $C_{px} + C_y$

$$\tau_c = \frac{C + C_{px} + C_y}{g}$$



reduce C for higher speed

↳ remove C altogether


Crosscoupled Latch



provides the best possible speed.





Issue :




"Static power dissipation"

Solution ! Tristate the inverter when it is
not regenerating
↳ during phase ϕ_1








Latch is disabled when $\phi_2 = 0$
 ↳ doesn't pull any current
 from the V_{DD} or the inputs

Regeneration occurs when $\phi_2 = 1$



ϕ_1 & ϕ_2 are non-overlapping

- * Sampling instant
 - ↳ falling edge of ϕ_1
- * Outputs are valid a little time after ϕ_2 goes high
 - (regeneration to complete)
- * Hold onto the data for a full clock cycle