


ECE 517 - Lecture 23

Note Title

4/11/2017




$$m = \{0, 1, \dots, 2^M - 1\} \leftarrow \text{code} \leftarrow \text{Integer}$$

$M \Rightarrow$ number of bits

$$m = \sum_{i=0}^{M-1} b_i 2^i$$


↑ binary



Input sampled during ϕ_1
 $\phi_1 \Rightarrow$ Amplification
 $\phi_2 \Rightarrow$ Reset

-ve gain



$$V_{out} = -\frac{C_1}{C_2} V_{in}$$



Input sampled during ϕ_2
 $\phi_1 \Rightarrow$ Amplification
 $\phi_2 \Rightarrow$ reset

+ve gain

$$V_{out} = +\frac{C_1}{C_2} V_{in}$$



$$-\frac{m}{2^M} C V_{ref} - \frac{C}{2^{M-1}} V_{out} = -C V_{in}$$

$$\Rightarrow \frac{V_{out}}{2^{M-1}} = V_{in} - \frac{m}{2^M} V_{ref}$$

$$\Rightarrow V_{out} = \underbrace{G}_{\text{red}} \left(V_{in} - \underbrace{m \frac{V_{ref}}{2^M}}_{\text{residue}} \right) \quad \begin{array}{l} \text{DAC} \\ \text{output} \end{array} \quad \frac{V_{ref}}{2^M} \leftarrow V_{LSB}$$

digital code output from A/D₂


@ the end of ϕ_1 :

$$V_{out} = G [V_{in} - m V_{LSB}]$$

← just a notation simplification

$$\left(\sum_{i=0}^{M-1} b_i 2^i \right) V_{LSB}$$

↑ bits from the flash A/D₂




ϕ_1 : all caps are connected to V_{in}


ϕ_2 : $\begin{cases} \underline{m} \text{ Caps are connected to } V_{ref} \\ (\underline{2^M - m}) \text{ Caps are connected to gnd} \end{cases}$


Unit weighted
caps $\Rightarrow \frac{C}{2^M}$

3 bits DAC (binary weighted)




(Unit weighted)







MDAZ




Timing & pipelining.




* Half clock period for each stage in the pipeline






ϕ_1



$$Q_2 + C_1 V_{os} =$$



Input effect is stored & cancelled

$$C_1 V_{os} = -C_1 V_{in} + C_1 V_{os} - C_2 V_{out} + C_2 V_{os}$$

$$V_{out} = -\frac{C_1}{C_2} V_{in} + \underline{V_{os}} \leftarrow \text{output effect}$$

