




ECE 517 - Lecture 29


Note Title

4/6/2017










L_{SB} , $V_{L_{\text{SB}}}$



M bits $\rightarrow 2^M - 2$ comparators
 without redundancy $(M-1)$ bits $\rightarrow 2^{M-1} - 2$ comparators


2 comparators $\Leftrightarrow 1.5$ bit

1 comparator $\Leftrightarrow 1$ bit


0.5 bit redundancy

Let $M=2$:

M	
2	1.5 bit stage
3	2-3 bit stage
4	2-8 bit stages



- Example:
 - * 12-bit pipelined ADC Design
 - * 4-stages
 - 4-4-4-3
 - ↑ ↑ ↑
 - * effectively 3-bits per stage
- $2^{M-1} = 2^3 = 8$



$$D_N = \underbrace{2^{k-1}}_{\text{bit shifting by } k-1} C_N + D_{N-1}$$

$k \Rightarrow$ cumulative number of bits after
 N^{th} stage

Q: Large # of stages or More bits per stage ??

* Large # of stages \Rightarrow fewer bits per stage

\hookrightarrow fewer comparators \rightarrow low accuracy (large LSB size)
 \hookrightarrow lower power

\hookrightarrow large number of amplifiers \rightarrow more opamps \rightarrow higher power consumption

\hookrightarrow larger latency




* fewer stages, more bits per stage


↳ More comparators, higher accuracy designs (lower offset)


↳ Smaller # of amplifiers \Rightarrow less # of opamps \rightarrow lower power

↳ smaller latency




Typically \Rightarrow 3-4 bits per stage design is manageable









$$V_{out} = -(C_1/C_2)V_{in}$$



$$V_{out} = +(C_1/C_2)V_{in}$$





gain of 2^{M-1}

Gain

DAC

$$V_{out} = 2^{M-1} \left(V_{in} + \frac{m \cdot V_{ref}}{2^M} \right)$$