




ECE 517 - Lecture 29

Note Title



4/6/2017



Ideal



Reality





↳ Drop the gain to 2^{M-1}
from 2^M
& make V_q look positive

missing transitions
in the overall
ADC response

Ideal

With error upto 0.5 LSB in A/D_1





shift by 0.5 LSB_1


* we shifted the references (transitions) for A/D_2 by $\frac{1}{2} V_{LSB_1}$
 $\rightarrow$ changes the reference generation

"Save 1 comparator"


$2^M - 2$ comparators
instead of $2^M - 1$



removed
the last comparator



LSB, V_{LSB}



errors $\leq \frac{1}{2} LSB_1$

M bits $\rightarrow 2^M - 2$ comparators
 without redundancy $(M-1)$ bits $\rightarrow 2^{M-1} - 1$ comparators


2 comparators $\leftarrow$ 1.5 bit

1 comparator $\leftarrow$ 1 bit

Let $M=2$:

0.5 bit redundancy

M	
2	1.5 bit stage
3	2.5 bit stage
4	3.5 bit stage





• Example:
 * 12-bit Pipelined ADC Design

* 4-stages
 4-4-4-3
 $\uparrow \uparrow \uparrow$


* effectively 3-bits per stage

$$2^{M-1} = 2^3 = 8$$

Analog path
 Quantizer and
 residue generator




Digital path
 Digital correction



$$D_N = 2^{K-1} C_N + D_{N-1}$$

K: cumulative number of bits after Nth stage



Equation for D_N :

$$D_N = 2^{k-1} C_N + D_{N-1}$$

Annotation: bit shifting by $k-1$

$k \Rightarrow$ cumulative number of bits after N^{th} stage

Q: Large # of stages or More bits per stage??

* Large # of stages $\Rightarrow$ fewer bits per stage

$\hookrightarrow$ fewer comparators $\rightarrow$ low accuracy (Large LSB size)
 $\hookrightarrow$ lower power

$\hookrightarrow$ large number of amplifiers $\rightarrow$ more opamps $\rightarrow$ higher power consumption

$\hookrightarrow$ larger latency




* fewer stages, more bits per stage



↳ More comparators, higher accuracy designs (lower offset)

↳ smaller # of amplifiers $\Rightarrow$ less # of opamps $\rightarrow$ lower power


↳ smaller latency




Typically $\Rightarrow$ 3-4 bits per stage design is manageable




$$D_N = D_{N-1} + 2^{N-2} C_N$$






$$V_{out} = -(C_1/C_2)V_{in}$$



$$V_{out} = +(C_1/C_2)V_{in}$$





gain of 2^{M-1}

$$V_{out} = 2^{M-1} \left(\underset{\substack{\uparrow \\ \text{Gain}}}{V_{in}} - \underset{\substack{\uparrow \\ \text{DAC}}}{m \cdot \frac{V_{ref}}{2^M}} \right)$$