


ECE 517 - Lecture 12

Note Title

2/23/2017




for N -bits $\rightarrow 2^N - 1$ comparators

3 $\rightarrow$ 7

4 $\rightarrow$ 15

5 $\rightarrow$ 31








↳ not very power & area efficient
 $N \geq 4$
↳ used where we need low latency

$V_{LSB} \rightarrow V_{OS, comp}$


3-bit Flash ADC Example

$2^N - 1$ comparators







clock skew




Clock Tree




↳ clock skew is a serious problem at high frequencies





Buffering to drive the input
Cap of the
comparators



Miller Cap




Input capacitance of the preamp is variable


V_{in} is not "clean"

Sample and Hold



ω_k 






SAT
 $V_{DS} > V_{GS} - V_{thn}$

SAT: $I_D = \frac{K_p n}{2} \frac{W}{L} (V_{GS} - V_{thn})^2$

TRIODE: $I_D = K_p n \frac{W}{L} \left[(V_{GS} - V_{thn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$

$$R_{on} = \left(\frac{\partial I_D}{\partial V_{DS}} \right)^{-1} = \frac{1}{K_p n \frac{W}{L} (V_{GS} - V_{thn} - \underline{V_{DS}})}$$


$\underline{V_{DS}} = V_{GS}$



$$V_{DS} \ll \underbrace{V_{DD} - V_{THN}}_{V_{DS, sat}}$$

Deep Triode: $R_{on} \approx \frac{1}{K_n \frac{W}{L} (V_{GS} - V_{THN})}$


$R_{off} \Rightarrow$ subthreshold behavior $\uparrow V_{DS}$



NMOS is not
good at passing
 V_{DD}

$$R_{on} = \frac{1}{K_n \frac{W}{L} (V_{DD} - V_{in} - V_{thn})}$$

V_{as}



$$V_{thn} = 1V$$

$$V_{as} = V_{DD} = 3V$$

$$V_{DS} = 1V$$

NMOS switch doesn't pass full
signal level till V_{DD}

