



Sampling Switches:

Sampling Switches

①





→ sampling switch → MOS transistor

- a) it can be On while carrying zero current
- b) its source and drain voltages are not 'pinned' to the gate voltage ⇒ if V_a varies, source or drain voltage need not follow the variation

↳ BJT's lack both these properties

(a)





$$V_{out} = V_{DD} \Rightarrow I_D(t_0) = \frac{\mu_n C_{ox} W}{2L} (V_{DD} - V_{THN})^2$$

$V_{out} < V_{DD} - V_{THN} \leftarrow M_1$ enters triode

for $V_{out} \ll (V_{DD} - V_{THN}) \leftarrow$ deep triode $\Rightarrow R_{on} = \frac{\mu_n C_{ox} \frac{1}{L} W}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{THN})}$

(b)



M_1 operates in triode

charging C_H till V_{out} reaches $V_{in} = +1V$





$$\Rightarrow R_{on} = \frac{\mu_n C_{ox} \frac{1}{L} W}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in} - V_{THN})}$$

Observations :



* MOS can conduct current in either direction by exchanging the role of its source and drain

* When switch is "On", output V_{out} follows the input V_{in} when the switch is "off", V_{out} remains constant.

$\Rightarrow$ The circuit "tracks" the signal when $\phi =$ is high and "freezes" the instantaneous value of V_{in} across C_H when ϕ goes low.




Track and hold capability of a sampling circuit.




* Eventually, subthreshold current will flow and V_{out} will reach V_{DD} .
 * for typical operation speeds, reasonable to assume that V_{out} doesn't exceed $V_{DD} - V_{thn}$.


$\Rightarrow$ V_{out} can't track inputs close to V_{DD}
 $\hookrightarrow R_{on}$ increases considerably as V_{in} reaches closer to $(V_{DD} - V_{thn})$




$$R_{on,n} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in} - V_{thn})}$$



$$R_{on,p} = \frac{1}{\mu_p C_{ox} \frac{W}{L} (V_{in} - V_{thp})}$$



$$V_{DS} V_{GS} = V_{DD} - V_{out} = V_{DD} - V_{in}$$




$$V_{SG} = V_{in}$$

* Similarly, for PMOS switches, the on resistance rises rapidly as input & output drop closer to V_{thp} .

Speed Considerations

Speed Considerations

①



How to define switch speed?


time taken to settle within an "error band" ΔV , say $\frac{\Delta V}{V_{ino}} = 0.1\%$

$\Rightarrow$ speed spec must be accompanied by an accuracy spec as well.

$\Rightarrow$ at $t = t_s$ we can consider drain & source voltages to be equal

$\Rightarrow$ switching speed $\rightarrow R_{on} \& C_H$
 $\downarrow \qquad \qquad \downarrow$
 large $\frac{W}{L}$ small sampling cap

But R_{on} depends upon input signal level





: If we restrict R_{on} to a range of 4 to 1, then the maximum input range

$$\frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in,max} - V_{THN})} = \frac{4}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{THN})}$$

$$\underbrace{\hspace{10em}}_{R_{on}(V_{in,max})} = \underbrace{\hspace{10em}}_{R_{on}(V_{in}=0)}$$

$$\Rightarrow \boxed{V_{in,max} = \frac{3}{4} (V_{DD} - V_{THN})} \leq \frac{V_{DD}}{2} \quad \text{source sensing limitation}$$

Larger voltage swing



Complementary switch

$$R_{on,eq} = R_{on,N} \parallel R_{on,P}$$

$$= \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_N (V_{DD} - V_{in} - V_{th,N})} \parallel \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_P (V_{in} - |V_{th,P}|)}$$

$$= \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_N (V_{DD} - V_{th,N}) - \left[\mu_n C_{ox} \left(\frac{W}{L}\right)_N - \mu_p C_{ox} \left(\frac{W}{L}\right)_P \right] V_{in} - \mu_p C_{ox} \left(\frac{W}{L}\right)_P |V_{th,P}|}$$

mostly indep of input-level

except that $V_{th,N,P}$ vary with

V_{in} through body-effect.

Time-constants

$$\tau = R_{on,eq} \cdot C_H$$

$$\frac{V_{out}}{V_{in,0}} = (1 - e^{-t/\tau})$$

$$\Rightarrow \text{for } V_{out} = (1 - \epsilon) V_{in,0} \quad \text{accuracy}$$

$$\Rightarrow 1 - \epsilon = 1 - e^{-t/\tau}$$



$$\Rightarrow e^{-t/\tau} = \epsilon$$

$$\Rightarrow \frac{t}{\tau} = \ln\left(\frac{1}{\epsilon}\right)$$


$$\Rightarrow \boxed{t_s = \tau \ln\left(\frac{1}{\epsilon}\right)}$$

	ϵ	t_s/τ
10%	0.01	4.23
1%	0.001	6.9
0.1%	0.0001	9.21

③
 * for high-speed input signals, NMOS + PMOS switches should turn-off simultaneously to avoid ambiguity in the sampled value




$\Rightarrow$



Precision Considerations

- ① channel "charge injection"
- ② clock feedthrough
- ③ kT/C Noise



Assuming $V_{in} = V_{out}$:

$$Q_{ch} = WL C_{ox} (V_{DD} - V_{in} - V_{THN})$$

$$V_{THN} + \gamma \left(\sqrt{2\phi_B + V_{in}} - \sqrt{2\phi_B} \right)$$


* When the switch turns off, Q_{ch} exits through the source & drain terminals $\rightarrow$ "channel charge injection"

* Charge on the left side is absorbed into the input source (V_{in}) and no error is created

* Charge on the right side is deposited on $C_H \rightarrow$ introducing an error in the voltage stored in the capacitor.

$\Rightarrow$ If $-\frac{Q_{ch}}{2}$ is injected into C_H

$$\Delta V = \frac{-WL C_{ox} (V_{DD} - V_{in} - V_{THN})}{2C_H} \quad (\text{negative})$$



Note that $\Delta V \propto WL$

$$\propto \frac{1}{C_H}$$

* Assumption of half channel charge injected into C_{H1}

↳ in reality a function of impedances seen at drain & source and the transition time of the clock

↳ no exact expression available

↳ as a worst estimate assume all of the Q_{ch} is injected

Q. How does charge injection affect the precision


$$V_{out} \approx V_{in} - \frac{WL C_{ox} (V_{DD} - V_{in} - V_{THN})}{C_H}$$

↳ neglecting the phase shift between V_{in} & V_{out}

$$\Rightarrow V_{out} = V_{in} \underbrace{\left(1 + \frac{WL C_{ox}}{C_H}\right)}_{\text{gain}} - \underbrace{\frac{WL C_{ox}}{C_H} (V_{DD} - V_{THN})}_{\text{offset}}$$

non unity gain $\Rightarrow 1 + \frac{WL C_{ox}}{C_H}$ ← gain error

↳ constant offset voltage $\Rightarrow - \frac{WL C_{ox}}{C_H} (V_{DD} - V_{THN})$ ← offset



(6)

So far we assumed V_{TH} is constant

$$\text{but } V_{THN} = V_{THN0} + \gamma \left(\sqrt{2\phi_B + V_{SB}} - \sqrt{2\phi_B} \right)$$

$$\& \quad V_{SB} = V_{in}$$

$\Rightarrow$


$$\begin{aligned} V_{out} &= V_{in} - \frac{WL C_{ox}}{C_H} \left(V_{DD} - V_{in} - V_{THN0} - \gamma \sqrt{2\phi_B + V_{in}} + \gamma \sqrt{2\phi_B} \right) \\ &= V_{in} \left(1 + \frac{WL C_{ox}}{C_H} \right) + \gamma \frac{WL C_{ox}}{C_H} \sqrt{2\phi_B + V_{in}} \\ &\quad - \frac{WL C_{ox}}{C_H} \left(V_{DD} - V_{THN0} + \gamma \sqrt{2\phi_B} \right) \end{aligned}$$

* Non-linearity in the input-output characteristics
*

$\Rightarrow$ Charge injection contributes errors in S/C circuits

$\begin{aligned} &\rightarrow \text{gain error} \\ &\rightarrow \text{offsets} \\ &\rightarrow \text{non linearity} \end{aligned} \quad \left. \begin{array}{l} \text{Can be tolerated} \\ \text{Cannot be tolerated} \end{array} \right\}$

for body connected PMOS,
S & D terminals may
interchange during
sampling



* Speed-precision trade-off

$$f_H \Rightarrow F = (\tau \Delta V)^{-1} \quad \text{large value desired}$$


$$\tau = R_{on} C_H$$

$$= \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in} - V_{THN})} C_H$$

$$\Rightarrow \Delta V = \frac{W L C_{ox}}{C_H} (V_{DD} - V_{in} - V_{THN})$$

$$F = \frac{1}{\tau \Delta V} = \frac{\mu_n}{L^2} \quad \leftarrow \text{to the first order, the tradeoff is indep of switch width \& Sampling Cap}$$

Close feedthrough



$$\Delta V = V_{CLK} \cdot \frac{W C'_{ov}}{N C'_{ov} + C_H} \quad \text{overlap Cap}$$

$$C'_{ov} \leq \text{overlap cap p.u. width} = \frac{C_{ov}}{W}$$

$\Delta V \propto$ indep of input level

$\rightarrow$ Constant offset in the sampled output

Large $W \Rightarrow \Delta V \uparrow$

$\Rightarrow$ for precision, $C_H \gg \underbrace{W C'_{ov}}_{\text{overlap Cap}}$

$\frac{kT}{C}$ Noise



$$\bar{V}_n = \sqrt{\frac{kT}{C_H}}$$


$\Rightarrow C_H$ must be sufficiently large for precision

$$SNR = 20 \log \left(\frac{V_{rms}}{\bar{V}_n} \right) = \text{dB}$$

$\Rightarrow$ large $C \Rightarrow$ more loading on circuit
lower speed or more power.

Charge Injection Cancellation:

①



* driven by $\overline{\text{CLK}}$ to cancel the charge.

* When M_1 turns off and M_2 turns on, the channel charge is deposited on C_H is absorbed by M_2 to create a channel

perfect cancellation for

$$\Delta q_1 = \Delta q_2$$



$$\frac{W_1 L_1 C_{ox}}{2} (V_{ch1} - V_{in} - V_{th1}) = W_2 L_2 C_{ox} (V_{ch2} - V_{in} - V_{th2})$$

$$\frac{W_1 L_1 C_{ox}}{2} (V_{cm} - V_{in} - V_{THN1}) = \frac{W_2 L_2 C_{ox}}{2} (V_{cm} - V_{in} - V_{THN2})$$

for $w_2 = \frac{w_1}{2}$ & $L_2 = L_1$, it may work

* But the assumption of equal charge splitting b/w D&S is invalid
 ↳ makes this approach less robust


However $\Rightarrow$ clock-feedthrough is cancelled using this scheme



②

Complementary switches

⑩



NMOS & PMOS

inject opposite charge packets

for $\Delta Q_1 = \Delta Q_2$

We must have

$$W_1 L_1 C_{ox} (V_{DD} - V_{in} - V_{thn}) = W_2 L_2 C_{ox} (V_{in} - |V_{thp}|)$$


→ cancellation only occurs for one input value
not for all V_{in} values

* Also this circuit doesn't provide clock-feedthrough cancellation

$$\therefore C_{ovpmos} \neq C_{ovnmos}$$

3

Differential Circuits



Does charge injection appear as CM disturbance?

Differential error "charge"

$$\Delta q_1 = \Delta q_2 = WL Cox [(V_{in2} - V_{in1}) + (V_{THM} - V_{THW1})]$$

$$= WL Cox [(V_{in2} - V_{in1}) + \gamma (\sqrt{2\phi_B + V_{in2}} - \sqrt{2\phi_B + V_{in1}})]$$

odd function

* No DC offset due to charge injection

* non-linearity of body effect now appears in both square root terms

↳ odd-order distortion

↳ even order terms in Taylor series

cancel off

④ Bottom-plate sampling → later

odd function


$$f(x) - f(-x)$$

↑ has only odd-order Taylor series terms


$V_{in1} = x$
 $V_{in2} = -x$

①

Sample and buffer (hold)




Here, Input dependent charge injection limits the accuracy. Will not work.




* initially neglect charge injection

Sampling mode $\phi_1=1, \phi_2=0$



Charge conservation at the virtual ground

$\phi_2=1, \phi_1=0$



$$V_{out} = V_x \approx 0$$

Voltage across C_H tracks V_{in}

@ $t=t_0$, $V_{in}=V_0$ is stored on C_H



$$-C_H V_{out} = -C_H V_{in_0} \Rightarrow V_{out} = V_{in_0}$$

$V_x \approx 0$ virtual ground for the signals


Charge conservation holds at V_x .

$\Rightarrow$ V_{out} rises to $\approx V_0$

This value is "frozen" and processed by subsequent stages



slow motion recap of the α circuit



$\Rightarrow$ when S_1 turns off $\Rightarrow$ charge $\Delta q_1 = W L C_{ox} (V_{CLK} - V_{in} - V_{THN1})$ is injected into C_H


$\times$ when S_2 turns off $\Rightarrow$ charge $\Delta q_2 = W L C_{ox} (V_{CLK} - V_{THN2})$ is injected into C_H

$\hookrightarrow$ constant charge as V_{in} is relatively independent of V_{in}
 $\hookrightarrow$ important!

$\ast$ Constant magnitude of Δq_2 only introduces offset in the input/output characteristics
 $\hookrightarrow$ can be removed by differential operation


Trick: Delayed sampling clock

3



Circuit Trick for avoiding input dependent charge injection


* Turn-off switch S_2 earlier than $S_1 \Rightarrow$ early clock phase ϕ_{1a}
"open"



ϕ_{1a} falls earlier than ϕ_1

$$\phi_1 = 1$$


$$\phi_{1a} = 0$$



* Let $V_{in} \rightarrow 0$

* Δq_1 is injected from S_1 into C_H

$\Rightarrow C_H$ must hold nearly Δq_1




Observation:

After S_2 is off $\Rightarrow$ i.e. $\phi_{1a} = 0$

$\Rightarrow$ Total charge at node-x can not change as no path exists for electrons to flow into or out of this node.

$\Rightarrow$ before S_1 turns off, total charge on the right plate of C_H & top plate of $C_x = 0$

③



Total charge at node $x = 0$

$$\Rightarrow C_X V_x - (V_{out} - V_x) \cdot C_H = 0 \longrightarrow \textcircled{1}$$

$$\& V_x = -\frac{V_{out}}{A_{v1}} \longrightarrow \textcircled{2}$$


$$\Rightarrow -(C_X + C_H) \cdot \frac{V_{out}}{A_{v1}} - V_{out} C_H = 0$$


$$\Rightarrow V_{out} = 0$$

$\hookrightarrow$ this result is independent of ΔQ_1 ,
Cap values or A_v (opamp gain)

$\Rightarrow$ charge injection by S_1 introduces no error if
 S_2 "turns off first".

Summary:






* When S_2 is turned on, is the inversion layer charge supplied by C_H or the opamp?

The previous analysis can be used again to show that after the circuit has settled charge on $C_H = V_0 C_H$
 $\Rightarrow$ the inversion layer charge is provided by the opamp.

$\Rightarrow$ charge injected by S_1 & S_2 are unimportant
 * S_2 charge injection results in a constant offset voltage.

The offset is eliminated by differential operation



$\Rightarrow$ non-linearity due to input-dependent charge injection is mitigated

$\Rightarrow$ charge injected at X & Y is a CM disturbance


* In reality, S_2 & S_2' exhibit finite charge injection mismatch

$\hookrightarrow$ add another switch S_{eq}

$\hookrightarrow$ turn off slightly after S_2 and S_2' but before S_1 & S_1'

$\hookrightarrow$ equalizes charge at node X & Y.

Precision Consideration:



in amplification mode

$V_x \approx 0$ due to finite opamp gain, A_v .

* Conservation of charge at X requires that it should come from C_H

$\Rightarrow$ charge on C_H is raised to $C_H V_0 + C_{in} V_x$

* positive charge transfer from the left plate of C_H to the top plate of C_{in} leads to a more positive voltage across C_H .

$$Q_{ix} = -C_H V_0 = -(V_{out} - V_x)C_H + V_x C_{in}$$

$$\Rightarrow V_{out} = \frac{V_x(C_{in} + C_H) + V_0 C_H}{C_H}$$

$$\Rightarrow V_{out} = V_0 + V_x \left(1 + \frac{C_{in}}{C_H}\right) \quad \text{--- (1)}$$

$$V_x = -\frac{V_{out}}{A_v} \quad \text{--- (2)}$$

① & ② give:

$$V_{out} = \frac{V_0}{1 + \frac{1}{A_v} \left(\frac{C_{in}}{C_H} + 1\right)}$$

$$\approx V_0 \left[1 - \frac{1}{A_v} \left(\frac{C_{in}}{C_H} + 1\right)\right]$$

$\Rightarrow$ if $C_{in} \ll C_H$
 $V_{out} \approx \frac{V_0}{1 + A_v^{-1}}$ as expected

$$\frac{1}{\beta} = \frac{C_{in} + C_H}{C_H}$$

$$\Rightarrow \beta = \frac{C_H}{C_H + C_{in}} \quad \text{--- feedback factor}$$

* Circuit suffers from gain error of $-\frac{\left(\frac{C_{in}}{C_H} + 1\right)}{A_{v1}}$ (7)

⇒ input cap must be minimized if speed is not critical

We could increase the width of the input diff pair for the same current.

i.e. $W \uparrow$ with $I_D = \text{const}$

⇒ $V_{ov} \downarrow \Rightarrow g_{mD} \uparrow \times f_T \downarrow$

Ex. $C_{in} = 0.5 \text{ pF}$

$C_H = 2 \text{ pF}$

Ar for gain error = 0.1% = 10^{-3} = 60 dB precision

→ $A_{v1} \geq 1250 \Rightarrow > 60 \text{ dB DC gain}$

Opamp DC gain should be large enough to reduce S/H or amplifier's output error to $\frac{1}{2} \text{ LSB} = \frac{V_{ref}}{2^{N+1}}$

Also amplifier's $f_{GB} = \beta f_{in}$ should be large enough for the amplifier's settling error to be $< \frac{V_{ref}}{2^{N+1}}$


Thermal noise should be well below 1 LSB
 ↳ Opamp's input referred noise should be small enough.

Speed consideration


Speed Consideration for S/H

1

Let's first examine in sampling mode



What is the time-constant?



Total resistance in series with $C_H \Rightarrow R_{on1} + R_x$
 $\uparrow$ resistance between X and ground

$$(I_x - g_m V_x) R_o + I_x R_{on2} = V_x$$

$$\Rightarrow R_x = \frac{R_o + R_{on2}}{1 + g_m R_o}$$

Since typically $R_{on2} \ll R_o$
 and $g_m R_o \gg 1$

$\Rightarrow R_x \approx \frac{1}{g_m} \rightarrow$ is g_m of the input transistor in
 Telescopic or FC opamp

$\Rightarrow$ The time constant during sampling mode



$$\tau_{\text{samp}} = \left(R_{on1} + \frac{1}{g_m} \right) C_H$$

* τ_{samp} must be sufficiently small to allow settling for the
 reqd. precision

Speed in the amplification mode:

(2)

The circuit must begin with $V_{out} \approx 0$ and eventually produce $V_{out} \approx V_0$




Since @ $t=t_0$

$V_{out} \approx 0$ and $V_{ff} \approx V_0$, Assume $C_{in} \ll C_{ff} \ll C_L$

$\Rightarrow V_x = -V_0 \because$ voltage across C_L & C_{ff} don't change instantaneously

$\Rightarrow$ the input difference sensed by the opamp initially jumps to a large value
 $\hookrightarrow$ causing slewing in opamp
 $\hookrightarrow$ but assume linear model for now

Circuit model



We want $\frac{V_{out}(s)}{V_0(s)}$ and thus the step response

$\rightarrow$

$$\underline{KCL} \quad V_{out} \left(\frac{1}{R_o} + sC_L \right) + g_m V_x = (V_s + V_x - V_{out}) sC_{ff} \rightarrow (1)$$

$$\underline{KVL} \quad V_x \frac{sC_{in}}{sC_{ff}} + V_x + V_s = V_{out} \rightarrow (2)$$

$\therefore$ current through $C_{in} \Rightarrow sC_{in}$

Solving:

(3)

$$\frac{V_{out}}{V_s}(s) = R_o \frac{(g_m + sC_{in})C_H}{R_o(C_L C_{in} + C_{in}C_H + C_H C_L) + g_m R_o C_H + C_H + C_{in}}$$

Since $g_m R_o C_H \gg C_H, C_{in}$

$$\Rightarrow \frac{V_{out}}{V_{in}}(s) = \frac{(g_m + sC_{in})C_H}{(C_L C_{in} + C_{in}C_H + C_H C_L)s + g_m C_H}$$

$\Rightarrow$

time-constant of the response


$$\tau_{amp} = \frac{C_L C_{in} + C_{in}C_H + C_H C_L}{g_m C_H}$$

if $C_{in} \ll C_L, C_H$, then $\tau_{amp} \approx \frac{C_L}{g_m}$ ← expected result

for larger C_{in} : $\tau_{amp} > \frac{C_L}{g_m}$

slowing:

Consider single-ended telescopic for example



Upon entering amplification mode, the circuit experiences a large step at the input

M_2 turns off

All the current (I_{SS}) flows through M_1

I_{SS} is mirrored through M_8 & M_6 and charges the output cap, C_L

$$\Rightarrow \text{slowing rate} = \frac{I_{SS}}{C_{out, tot}}$$


$$= \frac{I_{SS}}{C_L}$$

$$C_{out, tot} = C_L + C_H \parallel C_{in}$$

small as M_2 is off

The slowing continues until V_{in} reaches closer to the gate voltage of M_1 and then the settling progress with τ_{amp} .

* C_{in} degrades both the speed and precision of the unity-gain sampler/buffer. (4)



→ Bottom plate of the cap must be connected to the input to minimize C_{in}
 also bottom plate is noisy (substrate noise) and this avoids noise injection to the input of the opamp.

"Bottom plate Sampling". → Go simulate these effects.


→ Here amplification has finite settling time
 & it's not instantaneous in $\sim \log \frac{1}{\epsilon} C_{in}$

↳ (+) input-independent charge-injection.


Inverting Amplifier:

Now, we are going beyond the unity-gain S/H and looking at SC Amplifier Topologies

5



In steady-state $V_x \rightarrow 0$



Understand as $\phi_2 \rightarrow \phi_1 \rightarrow \phi_2$

ϕ_2 : C_{in} connected to ground, C_2 reset
reset switch provides DC feedback around the opamp $\Rightarrow V_x = 0$

ϕ_1 : Input sampled on C_1 ; C_2 in feedback

$\phi_2 \rightarrow \phi_1$: Charge at virtual ground (V_x) is conserved





$$Q = C_1(0) + C_2(0) = -C_1 V_{in} - C_2 V_{out} = 0$$

$$\Rightarrow \boxed{V_{out} = -\frac{C_1}{C_2} V_{in}}$$

How to design non-inverting amplifier?

$\Rightarrow$ Change the phase of input sampling to invert the gain

6



$\Rightarrow$ charge conservation at node X


$$(0 - V_{in})C_1 + (0)C_2 = (0)C_1 + (-V_{out})C_2$$

$$\Rightarrow \boxed{\frac{V_{out}}{V_{in}} = -\frac{C_1}{C_2}}$$


Noninverting amplifier

Non-inverting Amplifier

(1)



Sampling mode (ϕ_2)




* Voltage across C_1 tracks V_{in}

* S_2 (ϕ_{2a}) turns off first injecting constant charge Δq_2 onto node X.

* Then S_1 (ϕ_1) turns off (CI sucked into V_{in} source)

amp mode (ϕ_1)




* S_2 (ϕ_1) turns on

V_P goes from V_{in0} to 0



$\rightarrow V_{out}$ changes from 0 to $\pm V_{in0}(\frac{C_1}{C_2})$
 $\rightarrow$ voltage gain = $\frac{C_1}{C_2}$

* Total charge at node X remains constant, making the circuit insensitive to charge injection of S_1 & charge absorption of S_3 .

2



ΔQ_2 is a constant charge injected into C_1



Let's carefully study the effect of S_1 charge injection carefully

ΔQ_1 changes the voltage at node P by $\Delta V_p = \frac{\Delta Q_1}{C_1}$

$\hookrightarrow$ V_{out} changes by $-\Delta Q_1 \times \frac{C_1}{C_2} = -\frac{\Delta Q_1}{C_2}$

$\hookrightarrow$ However, after S_3 turns on, V_p drops to zero

$\Rightarrow$ Overall change in $V_p \Rightarrow 0 - V_{ino} = -V_{ino}$


$\Rightarrow$ Overall change in output $\Rightarrow -V_{ino} \left(-\frac{C_1}{C_2} \right) = V_{ino} \frac{C_1}{C_2}$

$\Rightarrow$ intermediate perturbations due to S_1 don't matter as the total charge at node X must remain fixed.

or conserved.


* Also the input may change significantly after S_2 is turned off

$\hookrightarrow$ still the final output is not changed.



Fully-Differential Implementation


fp implementation :



Precision Considerations

The circuit provides a nominal voltage gain of $\frac{C_1}{C_2}$.

Opamp gain A_{v1}



$$(V_{out} - V_x) s C_2 = V_x s C_{in} + (V_x - V_{in}) s C_1 \rightarrow ①$$

$$\& \quad V_{out} = -A_{v1} V_x \rightarrow ②$$

$$\Rightarrow \quad \left| \frac{V_{out}}{V_{in}} \right| = \frac{C_1}{C_2 + \frac{C_2 + C_1 + C_{in}}{A_{v1}}}$$

for large A_{v1}

Precision considerations

$$\left| \frac{V_{out}}{V_{in}} \right| \approx \frac{C_1}{C_2} \left[1 - \underbrace{\frac{C_2 + C_1 + C_{in}}{C_2} \cdot \frac{1}{A_{v1}}}_{\text{gain error}} \right] = \frac{C_1}{C_2} \left[1 - \frac{1}{A_{v1} \beta} \right]$$


$\Rightarrow$ gain error increases with the nominal gain $\left(\frac{C_1}{C_2} \right)$

$$\text{feedback factor } \beta = \frac{C_2}{C_2 + C_1 + C_{in}}$$

Speed Considerations

Speed Considerations


A lower $\beta \Rightarrow f_{\text{dB}} = \beta f_{\text{in}}$
 $\Rightarrow$ slower time response



Theremize the input side:

$$\alpha = \frac{C_1}{C_1 + C_{in}}$$

$$C_{eq} = C_1 + C_{in}$$



$$V_x = (\alpha V_{in} - V_{out}) \frac{C_{eq}}{C_{eq} + C_2} + V_{out}$$

$\Rightarrow$

$$\left[(\alpha V_{in} - V_{out}) \frac{C_{eq}}{C_{eq} + C_2} + V_{out} \right] g_m + V_{out} \left(\frac{1}{R_o} + sC_L \right) = (\alpha V_{in} - V_{out}) s \frac{C_{eq} C_2}{C_{eq} + C_2}$$

$$\Rightarrow \frac{V_{out}(s)}{V_{in}} = \frac{-C_{eq} \frac{C_1}{C_1 + C_{in}} (g_m - sC_2) R_o}{C_2 g_m R_o + C_{eq} + C_2 + R_o [C_L (C_{eq} + C_2) + C_{eq} C_2] s}$$

Assume $g_m R_o \gg 1$

$$\Rightarrow \frac{V_{out}(s)}{V_{in}} \approx \frac{-C_{eq} \frac{C_1}{C_1 + C_{in}} (g_m - sC_2) R_o}{R_o [C_L C_{eq} + C_L C_2 + C_{eq} C_2] s + g_m R_o C_2}$$

$\Rightarrow$ Time constant

$$\tau_{amp} = \frac{C_L C_{eq} + C_L C_2 + C_{eq} C_2}{g_m C_2}$$

$\rightarrow$ same as the S/H τ_{amp} if C_{in} is replaced by $C_{in} + C_1$

for $C_2 = 0$

$$\tau_{amp} = \frac{C_1 + C_{in}}{g_m} \leftarrow \text{independent of feedback cap } C_2$$


a larger C_2 introduces heavier loading
it also provides a greater feedback factor

↳ The negative gain in the equation means when the input part of Q is stepped down, the output goes up.

Precision Multiply-by-2 Circuit


Precision Multiply by 2 Circuit

* The previous circuit can realize large loop gain but suffers from a low feedback factor




$$C_1 = C_2 = C$$

ϕ_1 (sampling mode)



ϕ_2 (amplification mode)



$$-2V_{in} \cdot C_1 = -C_1 V_{out}$$

$$\Rightarrow V_{out} = 2V_{in}$$


higher feedback factor for a given loop-gain

previous $\frac{G_2}{2C_1 + C_2 + C_{in}} \rightarrow \frac{C_1}{C_1 + \frac{C_2 + C_{in}}{2}}$

However input cap is twice in the sampling mode.


Effect of Offset

Effect of Opamp Offset




charge on C_1 is $Q_1 = C_1(V_{in} - V_{os})$
 charge on C_2 is $Q_2 = C_2(V_{out} - V_{os})$
 at $t = 0$, $Q_1 = Q_2$
 $C_1(V_{in} - V_{os}) = C_2(V_{out} - V_{os})$
 $V_{out} = \frac{C_1}{C_2} V_{in} - V_{os}$

ϕ_2 :



Total charge on the surface = $C_1 V_{os}$



$$-C_1 V_{in} + C_1 V_{os} - C_2 V_{out} + C_2 V_{os} = C_1 V_{os}$$

$$\Rightarrow V_{out} = -\frac{C_1}{C_2} V_{in} + V_{os}$$

ϕ_2

C_1 is charged to $(V_{in} - V_{os})$ instead of V_{in}

$\Rightarrow$ Input offset cancellation

$\hookrightarrow$ no offset in voltage across $C_2 \Rightarrow V_2 = -\frac{C_1}{C_2} V_{in}$


ϕ_1

* $V_{out} = -\frac{C_1}{C_2} V_{in} + V_{os} \Leftarrow$ unity gain for offset instead of $(1 + \frac{C_1}{C_2})$ as in CT amplifier.

Correction of offset on C_2

Correction of offset on C_2

2




ϕ_2 : charge C_2 to the offset voltage instead of 0V


ϕ_1 : $V_{out} = -\frac{C_1}{C_2} V_{in} \Rightarrow$ offset completely cancelled

non-inverting amplifier offset effect.

1B




ϕ_2 :



net charge on this surface = $-C_1(V_{in} - V_{os})$

net charge is conserved = $-C_1(V_{in} - V_{os})$

ϕ_1 :




$$\Rightarrow -C_2 V_2 = -C_1 V_{in} - C_1 V_{os}$$

$$\Rightarrow V_2 = \frac{C_1}{C_2} V_{in}$$

$$\Rightarrow V_{out} = V_{os} + \frac{C_1}{C_2} V_{in}$$


Thermal Noise in SC Amplifiers

Thermal Noise




* Noise from opamp ignored here.

phi2



phi1



phi1

* $R_{s1} \Rightarrow$ It's contribution in ϕ_2 i.e. $\frac{kT}{C_1}$ is amplified by $(\frac{C_1}{C_2})^2$
 $\Rightarrow \frac{kT}{C_1} \cdot (\frac{C_1}{C_2})^2$

* $R_{s3} \Rightarrow$ It's contribution in ϕ_2 i.e. $\frac{kT}{C_2}$ is held

* $R_{s2} \Rightarrow$ Results in a noise $\frac{kT}{C_1}$ on C_1 and $\frac{kT}{C_1} \cdot (\frac{C_1}{C_2})^2$ at the output

$\Rightarrow$ Total output noise $= 2 \frac{kT}{C_1} (\frac{C_1}{C_2})^2 + \frac{kT}{C_2} = \frac{kT}{C_1} [2 (\frac{C_1}{C_2})^2 + \frac{C_1}{C_2}]$

$\Rightarrow$ input referred noise $\Rightarrow \frac{\frac{kT}{C_1} [2 (\frac{C_1}{C_2})^2 + \frac{C_1}{C_2}]}{(\frac{C_1}{C_2})^2} = \frac{kT}{C_1} [2 + \frac{C_2}{C_1}] = \boxed{2.5 \frac{kT}{C_1}}$ for gain of 2

$\Rightarrow C_1$ should be large enough