Pipelined ADC Design - A Tutorial -

Based on Slides from Dr. Bibhudatta Sahoo University of Illinois at Urbana-Champaign

Outline

- Review of Pipelined ADCs
- Impact of Scaling on Data Converter Design
- Why Calibration?
- Basics of Digital Calibration Techniques
- Survey of Digital Calibration Techniques
- Conclusion

Introduction

- **Data Converter Design is challenging in Nanoelectronics Era:**
 - Low intrinsic device gain
 - High nonlinearity
 - Reduced headroom (reduced dynamic range)
 - Large variability and mismatches
 - Survival in digital-driven system-on-chip (SOC) environment
- **Trends in data converter design**
 - Digitally Assisted Analog Design
 - Fuelled by aggressive device scaling

Pipeline ADC - Review -

Generic Pipelined ADC



- **Each stage resolves a small number of bits (i.e.** N₁, N₂, ..., N_M bits).
- The overall resolution of the ADC is $P = (N_1 + N_2 + ... + N_M + N_{M+1})$.
- Output of stage-i (called "residue" r_i) is digitized to $(P \sum_{j=1}^{i} N_j)$ -bits.
- **The low resolution ADC digitizing** r_i is called the backend of stage-i.

Switched-Capacitor (SC) Circuit – An Overview (1)



Key building blocks:

- Switches
- Capacitors
- Op amp
- Two-phase non-overlapping clock generator
- □ Sample/Reset phase → Φ_1 is high → Switches S₁ to S₄ are controlled by Φ_1 , i.e. S₁ to S₄ close when Φ_1 is high.
 - It is called sample-phase as input signal is sampled.
 - It is also called reset-phase as opamp is reset (more later).
- □ Hold/Amplification phase → Φ_2 is high → Switches S₅ to S₇ are controlled by Φ_2 , i.e. S₅ to S₇ close when Φ_2 is high.
 - V_{out} is an amplified and held version of the sampled V_{in}.

Switched-Capacitor (SC) Circuit – An Overview (2)





- **Falling edge of** Φ_1 samples the input, V_{in1} and V_{in2} .
- **I** In Φ_2 the sampled values get amplified to give V_{out1} & V_{out2} , respectively.
- **During** Φ_1 the sampled charge is $Q_S = C_S V_{in}$.
- **During** Φ_2 the charge is $Q_H = C_F V_{out}$.
- □ Since charge is conserved, $Q_S = Q_H \implies V_{out} = \frac{c_S}{c_F} V_{in}$.
- **The gain of the circuit is the ratio of the sampling capacitor** (C_S) to feedback capacitor (C_F).

Switched-Capacitor Comparator



- **During** Φ_1 the sampled charge $Q_S = C_{iF}V_{in}$.
- □ Since charge is conserved the charge during Φ_2 is given by $Q_H = C_{iF}(V_{THi} V_X)$ resulting in $V_X = V_{in} - V_{THi}$.
- □ When the comparator is clocked with the falling edge of Φ_2 it makes a decision based on whether $V_{in} > V_{THi}$ or $V_{in} < V_{THi}$.

Switched-Capacitor 4-bit Flash



- A 4-bit flash incorporates 15 switched capacitor comparators.
- □ The threshold voltages V_{TH1} to V_{TH15} are generated by a resistor ladder comprising of 16 equal resistors.
- The outputs of the comparator give a 15-bit wide thermometer code which controls the DAC of the MDAC.
- The thermometer code is converted to 4-bit binary code using an on-chip look-up table, also called read-onlymemory (ROM).

Note: A switched capacitor *N*-bit flash would incorporate 2^{N-1} switched capacitor comparators and a resistor ladder comprising 2^N resistors to generate the 2^{N-1} threshold voltages, V_{TH1} to $V_{TH2^{N-1}}$.

Switched-Capacitor MDAC (1)



An *M*-bit MDAC incorporates 2^{M} unit capacitors (C_i , i=1 to 2^{M}), feedback capacitor C_F , switches, and an op amp.

This block does the following operations:

- Φ_1 is high (Sample phase/Reset phase):
 - Sampling of input
- Φ_2 is high (Amplification phase):
 - Digital-to-Analog Conversion (DAC)
 - ➤ Subtraction → quantization noise generation
 - ➤ Amplification (Multiplying) → scaling of the quantization noise to the full-scale for the later stages to digitize to relax the sensitivity requirements of the later stage circuits.

Note: A switched capacitor 4-bit flash would incorporate 2⁴ unit capacitors.

Switched-Capacitor MDAC (2)



During sample phase the sampled charge is,

$$Q_s = \sum_{i=1}^{2^m} C_i V_{in}$$

During amplification phase the charge is given

$$Q_a = \sum_{i=1}^{2^M - 1} T_i C_i V_R + C_F V_{res}$$



By conservation of charge we get,

$$V_{res} = \frac{\sum_{i=1}^{2^{M}} C_{i} V_{in} - \sum_{i=1}^{2^{M}-1} B_{i} C_{i} V_{R}}{C_{F}}$$

where, $B_i=1$ if $T_i=1$ and $B_i=-1$ if $T_i=0$.

□ If $C_F = C_i$ then gain $\approx 2^M$, if $C_F = 2C_i$ then gain $\approx 2^{M-1}$.

by,

Sources of Errors in Pipelined ADC



•	Comparator Offset	•	Op Amp Nonlinearity
•	Capacitor Mismatch	•	Op Amp Offset
•	Op Amp Gain	•	Charge Injection Mismatch
•	Op Amp Input Capacitance	•	Op Amp and kT/C Noise

Comparator Offset



- Comparator offset saturates the later stage.
- Redundancy can overcome this.

Overcoming Comparator Offset (1)





Overcoming Comparator Offset–1.5-bit Architecture–



Ref: S. Lewis et al, "A 10-b 20-MS/s Analog-to-Digital Converter," IEEE JSSC., pp. 351-358, March 1992

Overcoming Comparator Offset–1.5-bit Architecture–



Capacitor Mismatch



Finite Op amp Gain



Op amp Nonlinearity (1)



• Weakly nonlinear op amp open-loop input-output characteristic can be given by a 3rd order polynomial,

$$V_{OUT} = \alpha_1 V_{in} + \alpha_2 V_{in}^2 + \alpha_3 V_{in}^3$$

The inverse can be given by another polynomial

$$V_{in} = \beta_1 V_{out} + \beta_2 V_{out}^2 + \beta_3 V_{out}^3$$

where, $\beta_1 = \frac{1}{\alpha_1}$, $\beta_2 = \frac{-\alpha_2}{\alpha_1^3}$, and $\beta_3 = \frac{2\alpha_2^2}{\alpha^5} - \frac{\alpha_3}{\alpha_1^4}$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 44, pp. 2366-2380, Jan. 2009.

Op amp Nonlinearity (2)



□ The input-output characteristic of the MDAC can be obtained by solving the following non-linear equation:

•
$$\sum_{i=1}^{2^{M}} C_{i} V_{in} = \sum_{i=1}^{(2^{M}-1)} C_{i} V_{REF} + C_{F} V_{res} - (\beta_{1} V_{out} + \beta_{2} V_{out}^{2} + \beta_{3} V_{out}^{3}) (C_{F} + C_{P} + \sum_{i=1}^{2^{M}} C_{i})$$

Thermal Noise Consideration (1)

Signal-to-noise ratio of an ADC is given by,

$$SNR = 10 \log_{10} \left(\frac{P_{sig}}{(Q_N + N_T)} \right)$$

where,

•
$$P_{sig} = \text{signal power} = \frac{V_{p-p}^2}{8}$$
 (for input $V_{in} = \frac{V_{p-p}}{2}sin(2\pi ft)$)

- $Q_N = \frac{\Delta^2}{12}$,
- N_T = Input referred thermal noise power of the ADC
- $\Delta = \frac{V_{p-p}}{2^N}$, where N = ADC resolution.
- **SNR of Semiconductor ADCs are limited by thermal noise of:**
 - Switches
 - Op amps
- Switch thermal noise can be minimized by using large capacitors. The thermal noise of the switches is given by "kT/C", where $k = 1.38 \times 10^{-23}$, T =Temperature in K, and C is the sampling capacitor.
- Op amp thermal noise can be minimized by burning more current.

Thermal Noise Consideration (2)

- □ It is costly in terms of power, area, and speed to make input thermal noise smaller than quantization noise for ADC resolution, N > 10-bits.
- For example: If full-scale ADC input is 1 V, then for a 11-bit ADC the quantization noise power is given by:

Q_N =
$$\frac{V_{LSB}^2}{12} = \frac{1}{12} \left(\frac{1}{2^{10}}\right)^2 = (141 \mu V_{rms})^2$$

- □ If thermal noise voltage power (N_T) is same as quantization noise power then the SNR takes a 3 dB hit.
- □ If SNR has to take < 1 dB hit then the $N_T \leq \frac{Q_N}{10}$.
- **Size** Size of the capacitor required to achieve this for 11 bit system is 2 pF.
- □ For a 12-bit system the capacitor required would be 8 *pF* (a large value).
- **C** For a 16-bit system the capacitor size would be 2 nF (almost physically unrealizable on chip).

Thermal Noise Consideration (3)

□ Ignoring other noise sources if thermal noise is only modeled by kT/C then the SNR if given by:

$$SNR = 10 \log_{10} \left(\frac{P_{sig}}{\left(Q_N + \frac{kT}{C} \right)} \right)$$



Distribution of Thermal Noise

- **Each stage contributes to the thermal noise.**
- □ How do we distribute the thermal noise so that the overall inputreferred thermal noise is minimized to maximize the SNR?
- Lets consider a pipelined ADC built using 1-bit stages (MDAC gain = 2)



Considering only kT/C sampled noise the total input referred noise power:

$$N_T \propto kT \left[\frac{1}{C_1} + \frac{1}{G_1^2 C_2} + \frac{1}{G_1^2 G_2^2 C_3} + \dots + \frac{1}{G_1^2 \dots G_{N-1}^2 C_N} \right]$$

Stage Scaling for Optimal Noise (1)



$$N_T \propto kT \left[\frac{1}{c_1} + \frac{1}{G_1^2 C_2} + \frac{1}{G_1^2 G_2^2 C_3} + \dots + \frac{1}{G_1^2 \dots G_{N-1}^2 C_N} \right]$$

If $C_1 = C_2 = \cdots CN$ then backend stages contribute very little noise

• Wasteful as power $\propto G_m \propto C$

\Box How about scaling by 2^M where *M* is the resolution of each stage.

- Same amount of noise from each stage.
- Power can be reduced.

SHA-less Architecture



- Any mismatch between the "main sampling path" and "flash ADC path" results in different voltages being sampled on "C" and "C/α".
- The mismatch can be translated to time-constant mismatch (τ).
- For a signal of amplitude "A" and frequency "f_{in}" the difference in voltage sampled on "C" and "C/α" is:

•
$$\Delta V = 2\pi f_{in} A\tau$$

Match the flash and MDAC paths.

Pipeline ADC - Area, Power, Speed, Resolution Optimization-

Pipeline ADC – Area, Power, Speed, Resolution Trade-off



- For a given ADC resolution, the number of stages and number of bits resolved in each stage determines:
 - power consumption
 - area

1.5-bit Stage



2.5-bit Stage





- Offset correction range = $\pm V_{REF}/8$ (i.e. ± 75 mV for $V_{REF}=0.6V$).
- Settling Requirement on the op amp reduced by 2-bits.
- Input referred noise is ¼ of output noise.
- Input-Output transfer function is:

$$V_{OUT} = \frac{\sum_{i=1}^{8} C_i V_{IN} - \sum_{i=0}^{5} C_{i+3} b_i V_{REF}}{C_1 + C_2 + \frac{C_1 + C_2 + C_X}{A}}$$

Offset

Correction

Range

3.5-bit Stage





- Feedback factor = 1/8.
- Offset correction range = $\pm V_{REF}/16$ (i.e. ± 37.5 mV for $V_{REF}=0.6$ V).
- Settling Requirement on the op amp reduced by 3-bits.
- Input referred noise is 1/8 of output noise.
- Input-Output transfer function is:

$$V_{OUT} = \frac{\sum_{i=1}^{16} C_i V_{IN} - \sum_{i=0}^{13} C_{i+3} b_i V_{REF}}{C_1 + C_2 + \frac{C_1 + C_2 + C_X}{A}}$$

Architecture Summary

Summary of ADC Stage Architectures								
	1.5-bit Stage	2.5-bit Stage	3.5-bit Stage	Parameter effected				
Feedback Factor	$\frac{1}{2}$	1/4	$\frac{1}{8}$	Speed and Power				
Offset Correction Range	$\pm V_{REF}/4$	$\pm V_{REF}/8$	$\pm V_{REF}/16$	Linearity of ADC				
Reduction in Settling Requirement	1-bit	2-bits	3-bits	Speed and Power				
Noise Scaling	$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	SNR, Power, & Area				
Reduction in Capacitor Matching Requirement	1-bit	2-bits	3-bits	Power and Area				

- For resolutions more than 10-bits it is better to resolve more bits in the first stage:
 - relaxing op amp settling.
 - capacitor matching.
 - reducing capacitance → input referred noise is reduced.
 - DOES NOT relax the op amp open loop DC gain requirement (more later).

Why not resolve more bits in 1st Stage?



- Any mismatch between the "main sampling path" and "flash ADC path" results in different voltages being sampled on "C" and "C/α".
- The mismatch can be translated to timeconstant mismatch (τ).
- The difference in voltage should be within the offset correction range of the Flash ADC.
- Resolving more bits in the 1st stage reduces the offset-correction range and hence could result in missing codes.
- Offset correction range should include:
 - Comparator offsets in the flash.
 - Time constant mismatch (τ).
- For a signal of amplitude "A" and frequency "f_{in}" the difference in voltage sampled on "C" and "C/α" is:

• $AV=2\pi f A \tau$

DC Gain Requirement of op amp in each stage





Residue voltage V_{ri} has to settle to *LSB*/2 of the backend-ADC.

Gain error:

$$\frac{V_{\varepsilon}}{V_{ideal}} = \frac{1}{1 + \beta A_{DC}} < \frac{1}{2^{(P-N_1+1)}}$$

- Resolution reduces but the feedback factor also reduces by the same amount
 DC gain is defined by the resolution of the ADC and not the resolution of the backend ADC that follows.
- The above holds true for the op amps in the later stages of the pipeline.

Architecture Optimization (1)

- Some expressions used for architecture optimization i.e. number of pipeline stages and number of bits/stage:
 - Settling time for *N*-bit accuracy:

$$\tau_{settle} = (N+1) \bullet \tau \bullet \ln(2)$$

Two stage op amp poles and unity gain bandwidths:

$$\omega_{p1} = \frac{1}{R_1 g_{m2} R_2 C_C}, \ \omega_{p2} = \frac{g_{m2}}{C_L}, \ \omega_u = \frac{g_{m1}}{C_C}, \text{ and } \omega_{p2} \approx 5 \bullet \omega_u$$

• Variance of input referred sampled noise:

$$\sigma_{IN}^{2} = 2 \bullet \left[\frac{kT}{C_{1}} + \sum_{i=2}^{N} \frac{kT}{C_{i}} \frac{1}{G_{i-1}^{2}} \right] + \sigma_{op}^{2} + \sigma_{ref}^{2} + \sigma_{jitter}^{2}$$

where, C_i = sampling caps in each stage, and G_i = gain of each stage.

- 2nd stage of the op amp is a common source stage. For maximum output swing at the highest speed typical gain in the 2nd stage is ≈ 10.
- Overdrive voltage to maximize swing is chosen to be around $V_{OV}=150 \text{ mV}$ and hence current in each branch in the two stages are $I_{D1} = g_{m1} \cdot V_{OV}/2$ and $I_{D2} = g_{m2} \cdot V_{OV}/2$.

Architecture Optimization (2)

- **Signal swing =** \pm *750 mV* for *1.5 V* supply
- Resolution = 12-bits (determines quantization noise)
- $\Box f_{MAX IN} = 100 MHz$
- $\Box f_s$ = 200 MHz
- $\Box t_{slewing} = 0.5 \, ns$
- $\Box t_{non _ overlap} = 0.2 \text{ ns}$
- $\Box t_{settling} = 1.8 \, ns$
- Noise Budget:
 - Quantization Noise
 - Sampled Thermal Noise
 - Op amp Noise
 - Reference Noise
 - Jitter Noise
 - Input signal buffer Noise


Architecture Optimization (3) Jitter Specification

□ The variance of jitter voltage is given by:

$$\sigma_{jitter} = \sqrt{2} \pi t_j f_{in} A$$

where, t_i = variance of jitter.

 f_{in} = frequency of the input signal.

A = amplitude of the input signal.

G For maximum input frequency of 100 MHz and jitter limited SNR of 80 dB the required rms jitter is 700 fs.

Architecture Optimization (4) Noise Budget

Noise Budget	
LSB (Δ)	$\frac{V_{p-p}}{2^{12}} = \frac{1.5}{2^{12}} = 366 \mu\text{V}$
Reference Noise	90 µV
Op Amp Noise	120 µV
Sampled Noise (kT/C)	64 µV (2 pF)
Jitter Noise	
$(\sqrt{2}\pi t_{j}f_{in}V_{p-p}/2)$	66 µV (200 <i>fs</i> RMS jitter)
Overall SNR	67.8 dB (in 100 MHz band)

Architecture Optimization (5)

<i>SI. No</i> .	Architecture	Sampling Capacitor (pF)	Capacitance switching to Reference (pF)	Power (mW)
1	9, 1.5-bit stages, 3-bit flash	3.0	4.0	138
2	4, 2.5-bit stages, 4-bit flash	1.5	2.5	120
3	3, 3.5-bit stages, 3-bit flash	1.0	2.0	140
4	2.5-bit 1 st stage, 6, 1.5-bit	2.0	2.5	77
	stages, and 4-bit flash			
5	3.5-bit 1 st stage, 5, 1.5-bit stages, and 4-bit flash	1.0	1.5	50

Optimization based on the following:

- V_{in(p-p)(diff)}=1.5 V
- Quantization noise is at 12-bit level.
- Thermal noise limited to 66 dB in 100MHz band.

□ Architecture 5 is optimal.

Calibration : A Necessity

Why Calibrate?

Basic Pipeline Stage



As technology scales it is difficult to get:

- get high op amp gain to
 - **1.** remove gain error
 - **2.** suppress nonlinearity
- Iow op amp offset.
- capacitor matching to remove DAC nonlinearity.
- □ For example, op amp gain in a 12-bit system should exceed 12000 ≈ 81 dB.

Current ADC Design Trends

- Choose capacitors to satisfy kT/C noise, not matching.
- **Choose op amp with high swing**
 - \rightarrow kT/C noise relaxed
 - \rightarrow power consumption reduced.
 - \rightarrow Relaxes op amp linearity requirement
- Choose best trade-off between speed, power, and noise of op amp regardless of its gain.
- **Digitally correct for everything!**

How to Calibrate?



(b)





Inverse Operator estimation can be done in:

- Background
- Foreground

Capacitor Mismatch Calibration

Comparator Forcing Based Calibration



and $C_{eq} = C_F + \frac{1}{A} \left(C_F + \sum_{i=1}^{2^M} C_i + C_P \right)$

B. Sahoo and B. Razavi, IEEE JSSC, vol. 48, pp. 1442-1452, Jan. 2013.

Computation of β_i (I)



Computation of β_i (II



Capacitor Mismatch Calibration (1)

□ The input output characteristic of a 4-bit stage is:



Capacitor Mismatch Calibration (2)



Capacitor Mismatch Calibration (3)



The digital output goes from 0 to 15 when the input changes from $-V_R$ to $+V_R$.

Apply V_j close to the comparator threshold and force the flash ADC output so that the residue is once in region j and then in region (j+1).

□ The redundancy/offset correction range in the architecture prevents the ADC from clipping.

□ The backend ADC gives two different codes for the same input voltage.

Capacitor Mismatch Calibration (4)



Applying
$$V_j$$
 to the ADC in region j we get,
 $D_j = \frac{D_{BE,j}}{\alpha} + \frac{P_j}{\alpha}$

C Similarly applying V_j and forcing the flash ADC output to be in region (j+1) we get,

$$D_{j,f} = \frac{D_{BE,j,f}}{lpha} + \frac{eta_{j+1}}{lpha}$$

□ Since, same voltage is applied we can equate both of them:

$$D_{BE, j, f} - D_{BE, j} = \beta_j - \beta_{j+1}$$

which is not dependent on gain error.
C Repeat the above steps for *j*=1 to 15.

Capacitor Mismatch Calibration (5)

Thus we end up with:

$D_{BE,1,f} - D_{BE,1} = \beta_1 - \beta_2$	[1	-1	0	0	0	0	0	0	0	0	0	0	0	0	0]	$\left\lceil \beta_1 \right\rceil$		$\begin{bmatrix} D_{BE,1,f} - D_{BE,1} \end{bmatrix}$
$D_{BE,2,f} - D_{BE,2} = \beta_2 - \beta_3$	0	1	-1	0	0	0	0	0	0	0	0	0	0	0	0	β_2		$D_{BE,2,f} - D_{BE,2}$
$D_{BE,3,f} - D_{BE,3} = \beta_3 - \beta_4$	0	0	1	-1	0	0	0	0	0	0	0	0	0	0	0	β_3		$D_{BE,3,f} - D_{BE,3}$
$D_{BE,4,f} - D_{BE,4} = \beta_4 - \beta_5$	0	0	0	1	-1	0	0	0	0	0	0	0	0	0	0	β_4		$D_{BE,4,f} - D_{BE,4}$
$D_{BE,5,f} - D_{BE,5} = \beta_5 - \beta_6$	0	0	0	0	1	-1	0	0	0	0	0	0	0	0	0	β_5		$D_{BE,5,f} - D_{BE,5}$
$D_{BE,6,f} - D_{BE,6} = \beta_6 - \beta_7$	0	0	0	0	0	1	-1	0	0	0	0	0	0	0	0	β_{6}		$D_{BE,6,f} - D_{BE,6}$
$D_{BE,7,f} - D_{BE,7} = \beta_7 - \beta_8$	0	0	0	0	0	0	1	-1	0	0	0	0	0	0	0	β_7		$D_{BE,7,f} - D_{BE,7}$
$D_{BE,8,f} - D_{BE,8} = \beta_8 - \beta_9$	0	0	0	0	0	0	0	1	-1	0	0	0	0	0	0	β_8	=	$D_{BE,8,f} - D_{BE,8}$
$D_{BE,9,f} - D_{BE,9} = \beta_9 - \beta_{10}$	0	0	0	0	0	0	0	0	1	-1	0	0	0	0	0	β_9		$D_{BE,9,f} - D_{BE,9}$
$D_{BE,10,f} - D_{BE,10} = \beta_{10} - \beta_{11}$	0	0	0	0	0	0	0	0	0	1	-1	0	0	0	0	β_{10}		$D_{BE,10,f} - D_{BE,10}$
$D_{BE,11,f} - D_{BE,11} = \beta_{11} - \beta_{12}$	0	0	0	0	0	0	0	0	0	0	1	-1	0	0	0	β_{11}		$D_{BE,11,f} - D_{BE,11}$
$D_{BE,12,f} - D_{BE,12} = \beta_{12} + \beta_{13}$	0	0	0	0	0	0	0	0	0	0	0	1	-1	0	0	β_{12}		$D_{BE,12,f} - D_{BE,12}$
$D_{BE,13,f} - D_{BE,13} = \beta_{13} - \beta_{14}$	0	0	0	0	0	0	0	0	0	0	0	0	1	-1	0	β_{13}		$D_{BE,13,f} - D_{BE,13}$
$D_{BE,14,f} - D_{BE,14} = \beta_{14} - \beta_{15}$	0	0	0	0	0	0	0	0	0	0	0	0	0	1	-1	β_{14}		$D_{BE,14,f} - D_{BE,14}$
$D_{BE,15,f} - D_{BE,15} = \beta_{15} + \beta_1$	[1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	$\left\lfloor \beta_{15} \right\rfloor$		$D_{BE,15,f} - D_{BE,15}$

Solving for β_j is straight forward and does not require multiplication.

Capacitor Mismatch Calibration (6)

\Box Thus β_i can be obtained as follows without the need of multipliers:

Combining the bits with appropriate β_j :

- Flash ADC output tells us which region the analog voltage is in.
- The above information can be used appropriately combine the bits.

Gain Calibration for Multi-bit MDAC

Computation of α



We already have these values from previous measurements

$$egin{array}{lll} D_{1,b} - D_{1,a} &= eta_1 - eta_2 \ D_{2,b} - D_{2,a} &= eta_2 - eta_3 \ dots \ D_{15,b} - D_{15,a} &= eta_{15} + eta_1 \end{array}$$

Computation of C_{16}/C_{eq}



Gain Error Calibration (1)



Gain Error Calibration (2)

U We can rewrite β_1 to β_{15} in terms C₁ to C₁₆ as shown below:

Similarly, we can rewrite η_1 to η_{15} in terms C₂ to C₁₆.

- □ Solving the two matrices we can obtain $C_i/(C_F-C_X)$ where, for i=1 to 16.
- Gain error,

$$\alpha = \sum_{i=1}^{16} \frac{C_i}{C_F - C_X}$$



Gain Error Calibration – 1.5 bit stages

□ Backend stages → need gain error calibration.

□ Perturbation based calibration [1]:
□ Applying V_{IN} we get D₀ and D_{BE0}.
□ Applying (V_{IN} + Δ) we get D₁ and D_{BE1}.
□ Applying Δ we get D₀ and D_{BEΔ}.
□ V_{IN} and (V_{IN} + Δ) should produce different codes.



Thus, gain error γ is obtained as follows:

$$\begin{split} & \left(V_{IN} + \Delta\right) - V_{IN} - \Delta = 0 \\ \Rightarrow D_1 + \gamma D_{BE1} - D_0 - \gamma D_{BE0} - D_0 - \gamma D_{BE\Delta} = 0 \\ \Rightarrow \gamma = \frac{D_1}{D_{BE0} + D_{BE\Delta} - D_{BE1}} \end{split}$$

[1] B. Sahoo and B. Razavi, "A 12-Bit 200-MHz CMOS ADC," IEEE Journal of Solid-State Circuits, vol. 44, pp. 2366-2380, Sept. 2009

Slides by Bibhudatta Sahoo

Gain Calibration for 1.5-bit Non-flip-around MDAC

1.5-Bit Stages



lead to over-range.

Calibration Algorithm* (1.5-Bit Stages)



* B. Sahoo and B. Razavi, IEEE Journal of Solid-State Circuits, vol. 44, pp. 2366-2380, Sept. 2009

1.5-Bit Stages - Computing Inverse Gain (1/ α)

• Apply ΔV



• Obtained using Newton-Raphson iterative method instead of division.

Gain Calibration for 1.5-bit Flip-around, 2.5-bit, etc. MDAC

Gain Calibration for 1.5-bit Flip-around MDAC (1)



- **β** can be solved by applying V_{T1} or V_{T2} and forcing the corresponding comparator to "1" or "0".
- Unlike, an N-bit architecture as mentioned earlier we cannot swap the capacitors here to solve for α .
- Swapping capacitors changes the denominator $C_2 + \frac{C_1 + C_2 + C_P}{4}$ to $C_1 + \frac{C_1 + C_2 + C_P}{4}$
- * C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

Gain Calibration for 1.5-bit Flip-around MDAC (2)



• Applying V_R the back-end ADC output can be given as:

$$V_{out} = \alpha V_R - \beta V_R \implies V_{out} = \frac{C_2}{C_2 + \frac{C_1 + C_2 + C_P}{A}} V_R \implies D_{BE} = \frac{C_2}{C_2 + \frac{C_1 + C_2 + C_P}{A}}$$

The β obtained using the comparator forcing algorithm can be added to the above D_{BE} measurement to obtain α

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

66

Gain Calibration for 2.5-bit Flip-around MDAC



* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

- Comparator forcing based calibration technique is used to obtain β_1 to β_6 .
- Just as in 1.5-bit flip-around topology swapping capacitor changes the denominator and hence cannot be used to solve for the gain *α*.
- Applying the full-scale input to the MDAC and digitizing the output using the backend we obtain,

$$D_{BE} = \frac{C_7 + C_8}{C_7 + C_8 + \frac{\sum_{i=1}^8 C_i + C_P}{A}}$$

Now, $\beta_6 = \frac{\sum_{i=1}^6 C_i}{C_7 + C_8 + \frac{\sum_{i=1}^8 C_i + C_P}{A}}$.
 $\alpha = D_{BE} + \beta_6$

Can be extended to 3.5-bit.

67

Calibration at Full-Speed

- **Speed of existing calibration methods are limited by**
 - Circuitry which applies the calibration inputs
- Calibration at low speed doesn't capture the error in residue
 - Due to insufficient settling of the op amp at high frequency
 - Incorrect gain estimation
- In order to facilitate calibration at full-speed the calibration voltages have to be generated using capacitors switching to $\pm V_R$.
- This eliminates the resistor ladder to generate the calibration voltages.

Calibration Signal Generation for 1.5-bit Stage (1)



- Split the sampling capacitor and the feedback capacitor into two equal unit capacitors
- **During normal operation**
 - Sampling phase: Input is sampled onto all the capacitors
 - Amplification phase: 2 capacitors are flipped around
 - Remaining two capacitors switch to KV_R

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

Calibration Signal Generation for 1.5-bit Stage (2)



- **During Calibration**,
 - Sampling phase: -VR sampled onto one sampling capacitors
 - Remaining capacitors connected to ground for applying $V_{T1} = -VR/4$.
 - Amplification phase: Two capacitors connected to KV_R
 - Two capacitors flipped around
- Resulting residue voltage is

$$V_{out} = \frac{-V_R C_1 + K V_R (C_1 + C_2)}{C_2 + C_4 + \frac{C_1 + C_2 + C_3 + C_4}{C_1 + C_2 + C_3 + C_4}}$$

• This residue is same as if $V_{IN} = -VR/4$ is applied

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

Calibration Signal Generation for 1.5-bit Stage (3)



- Similarly, we can mimic the generation of $V_{T2} = VR/4$ by
 - Applying V_R to one sampling capacitor
 - Remaining connected to ground

* C. Ravi, V. Sarma, and B. Sahoo," IEEE NEWCAS, June 2015

Background Gain Calibration for Multi-bit, 1.5-bit, 2.5-bit, etc. MDACs
Pipeline Stage I/O Characteristic

□ The input output characteristic of a 4-bit stage is:



 \Box Dividing both sides by V_R we get,

$$D_{BE} = lpha D_{IN} - eta_j$$

 $\Rightarrow D_{IN} = \frac{D_{BE}}{\alpha} + \gamma_j$

where,

- γ_i is the capacitor mismatch \rightarrow independent of op amp gain
- $\dot{\alpha}$ is the gain (G₁) \rightarrow function of op amp gain.

$$V_{OUT} = \frac{\sum_{m=1}^{16} C_m V_{IN} - \sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$$

$$\Rightarrow V_{OUT} = \alpha V_{IN} - \beta_j V_R,$$

where $\beta_j = \frac{\sum_{m=1}^{15} C_m A_{m,j} V_R}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}$ and $\alpha = \frac{\sum_{i=1}^{16} C_m}{C_F - \frac{C_F + C_P + \sum_{m=1}^{16} C_m}{A}}.$

Proposed Calibration Algorithm

- Initially estimate the gain ($\alpha = G_1$) and the capacitor mismatch (γ_j) in the foreground using the calibration technique in Υ .
- **Then estimate the inter-stage gain** α , in the background.



[°]B. Sahoo, and B. Razavi, "A 10-bit 1-GHz 33-mW CMOS ADC," *IEEE JSSC*, June 2013.

Pipelined Stage Residue Characteristic with MDAC



2-bit MDAC residue characteristics $V_{\rm res}$ Vs $V_{\rm in}$ with Gain variation



2-bit MDAC residue characteristics $D_{\rm BE}$ Vs $V_{\rm in}$ with Gain variation

- **MDAC** gain (α) changes \rightarrow slope of the residue characteristic changes.
- **Residue quantized by an ideal** *M***-bit back-end to give a digital estimate**,

 \boldsymbol{D}_{BE} ,

$$D_{BE, \min} = 2^{M-2}$$
 and $D_{BE, \max} = 3 \times 2^{M-2} - 1$

$$\Box \quad \text{Ideally } \alpha = D_{BE_{max}}/VLSB/2$$

Calibration Algorithm

- **Estimate the MDAC gain**, α in the foreground mode using technique in $^{\Upsilon}$.
- □ Estimate $D_{BE,max1}$ in the background mode, immediately after the foreground calibration is done. Thus, $\alpha = D_{BE,max1}/V_{LSB}/2$.
- □ Calibration engine keeps on estimating $D_{BE,max}$. If the gain drifts a new back-end maximum, $D_{BE,max2}$ is obtained, resulting in $\alpha_{new} = D_{BE,max2}/V_{LSB}/2$.
- **D** Thus,

$$\frac{\alpha_{new}}{\alpha} = \frac{D_{\max 2}}{D_{\max 1}} \longrightarrow \alpha_{new} = \alpha \frac{D_{\max 2}}{D_{\max 1}}$$

^YB. Sahoo, and B. Razavi, "A 10-bit 1-GHz 33-mW CMOS ADC," *IEEE JSSC*, June 2013.

Effect of Non-Idealities

- The estimation of $D_{BE,MAX}$ can be corrupted due to the following non-idealities:
 - Comparator Offset
 - Capacitor mismatch
 - Thermal Noise

Effect of Comparator Offset

- With comparator offset maximum backend code changes from region to region, but slope in each region is the same.
- Maximum in any one region gives the accurate estimate of inter-stage gain
- The region should be such that the calibration can work even with lower signal swing
- For 2-bit MDAC, characteristic corresponding to output code of 1 or 2 is chosen



For 3-bit and 4-bit MDACs calibration would work for 1/4th and 1/8th of the signal swing.

Proposed calibration would thus require a minimum swing that is either 12 dB or 18 dB below full scale.

Effect of Capacitor Mismatch

- Capacitor mismatch changes the residue/back-end characteristic.
- Although the slope is the same in each region the maximum in each region is different.
- Calibration obtains the maximum back-end code for a particular region



Effect of Thermal Noise

- Thermal noise corrupts the measurement of $D_{\text{BE,max}}$.
- Histogram of the back-end code estimates the true maximum code and eliminates the absolute maximum code.



□ For a noisy bin to have the same height as that of a noiseless bin, the thermal noise should have a variance, $\sigma_{\text{NTH}} > 10$ LSB → SNR degradation of approx. 30 dB.



Multi-stage Gain Calibration



- Algorithm first calibrates the 2nd stage that has an ideal backend
- Consider the 2nd stage onwards as an ideal back-end and calibrate the 1st stage
- Calibration starts from the later stages and moves to the 1st stage

Digital Hardware Complexity

- Histogram requires counters and finding the maximum requires comparators.
- □ For M-bit back-end, do we need 2^M comparators and counters!No ☺



- Foreground calibration gives an initial estimate of D_{BE,max} and noise corrupts this by maximum of ±10 to ±20 back-end codes
- **Hence maximum of 40 digital comparators and counters used**
- Division operation is realized using Newton-Raphson technique, which requires a multiplier and adder

Survey of Digital Calibration Techniques

Survey of Calibration Techniques

SI. No.	Author (Year)	Type of MDAC	Foreground/ Background	Notes
1.	Lee (1992)	Multi-bit	Foreground	Capacitor mismatch and gain error
2.	Karanicolas (1992)	1-bit	Foreground	Gain error
3.	Erdogan (1999)	1-bit	Background	Gain error
4.	Ming (2001)	1.5-bit non- flip around	Background	Gain error
5.	Li (2003)	1.5-bit flip- around	Background	Gain error
6.	Murmann (2003)	3-bit	Background	Capacitor mismatch, op amp nonlinearity, and gain error
7.	Wang (2004)	1.5-bit flip- around	Background	Gain error and capacitor mismatch.
8.	Verma (2009)	1.5-bit flip- around	Foreground	Gain error, op amp nonlinearity, and capacitor mismatch

Calibration of Multistep ADC (1)





S-H. Lee and B-S. Song, IEEE JSSC, vol. 27, pp. 1679-1688, Dec. 1992.

Calibratian of Multistan ADC (2)



C Error (D_j) and Error (D_{j+1}) are the errors with digital codes D_j and D_{j+1} .

S-H. Lee and B-S. Song, IEEE JSSC, vol. 27, pp. 1679-1688, Dec. 1992.

Calibration of Multisten ADC (3)



- Measure the feedthrough voltage, i.e. offset, charge-injection, etc.
- □ Change the digital code by "1" and measure the output voltage.
- □ When digital code is changed by "1" then the change in the output should be exactly $\frac{1}{2} V_{REF}$.
- □ Thus the Error (D_{j+1}) can be obtained from the above measurement and stored in memory.

S-H. Lee and B-S. Song, IEEE JSSC, vol. 27, pp. 1679-1688, Dec. 1992.

15-hit Salf Calibrated Pinelined ADC (1)



Capacitor mismatch is merged with the gain term.

A. Karanicolas and H. S. Lee, IEEE JSSC, vol. 28, pp. 1207-1215, Dec. 1993.

Slides by Bibhudatta Sahoo

45 bit Calf Calibrated Disaling of ADC (2)



- Measure two quantities S_1 and S_2 by applying $V_{in}=0$ and forcing D=0 and D=1.
- □ Thus, the output can be given by,

Y = X if D = 0= $X + S_1 - S_2$ if D = 1.

- ❑ Calibration estimates only S₁ and S₂ for each stage, stores them and then uses them in the digital calibration logic.
- Calibration does not require multiplication.
- Calibration starts from the later stages and moves to the earlier stages.
- Difficult for a multi-bit stage.

A. Karanicolas and H. S. Lee, IEEE JSSC, vol. 28, pp. 1207-1215, Dec. 1993.

Queue Based Algorithmic ADC

Calibration (1)



- **Queue based background gain error calibration.**
- □ Having "*n*" sample-and-hold (SHA) and choosing $f_c > f_s$, time slots for calibrating the ADC can be obtained without compromising the normal operation of the ADC.
- □ The number of SHAs is given by:

$$n \geq \left\lceil \frac{T_{cal}}{T_S} \right\rceil$$

where, T_{cal} is the calibration time and $T_s = 1/f_s$.

- **Each of the SHA adds noise and degrades the SNR of the ADC.**
- □ Also the additional SHA's consume significant power.
- □ The paper demonstrates this for a Algorithmic ADC.
- □ It can also be extended to a pipelined ADC.

O. E. Erdogan, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 34, pp. 1812-1820, Dec. 1999.

Queue Based Algorithmic ADC



O. E. Erdogan, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 34, pp. 1812-1820, Dec. 1999.

Calibration (3)



O. E. Erdogan, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 34, pp. 1812-1820, Dec. 1999.

8-bit Pipelined ADC With Background Calibration (1)



Adjust $V_{R1} = \frac{V_{R2}}{G_E}$ to overcome the gain-error.

J. Ming and S. H. Lewis, IEEE JSSC, vol. 36, pp. 1489-1497, Oct. 2001.

Slides by Bibhudatta Sahoo

8-bit Pipelined ADC With Background Calibration (2)



- ❑ A pseudo-random generator generates a ± 1 digital number.
- **The random number is converted to** analog by DAC_1 .
- ❑ The output of *DAC*₁ is digitized by the back-end ADC and by a slow-but-accurate ADC.
- The slow-but-accurate ADC output should be subtracted from the backend ADC output to recover the digital representation of Vin.
- □ The gain error of the stage can be obtained if \mathcal{E}_i does not contain the random input N(i). This is possible if:

$$\frac{V_n G_{D1}}{V_{R2}} - \frac{V_n}{V_{R1}} = \mathbf{0} \rightarrow V_{R1} = \frac{V_{R2}}{G_{D1}}$$

Slides by Bibhudatta Saho

J. Ming and S. H. Lewis, IEEE JSSC, vol. 36, pp. 1489-1497, Oct. 2001.

8-bit Pipelined ADC With Background Calibration (3)



- Needs extensive analog hardware for calibration.
- □ The DAC in the calibration system should be accurate → difficult to calibrate high resolution ADCs (> 10bits).
- Calibration technique can effectively calibrate 1.5-bit/stage architecture and not multi-bit architecture.
- Extension to multi-bit architecture is very hardware intensive.

Multi-stage calibration

J. Ming and S. H. Lewis, IEEE JSSC, vol. 36, pp. 1489-1497, Oct. 2001.

Radix Based Calibration (1)



J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

Slides by Bibhudatta Sahoo

Radix Based Calibration (2)



Representation of the pipelined ADC with each stage using 1.5-bit non-flip around topology.

□ The digital output can be represented as:

 $D_0 = D_n + D_n(ra) + D_n(ra)^2 + \dots + D_1(ra)^{n-1}$

where, $ra = (1 + \delta)(2 + \alpha)$ and reference voltage of each stage is scaled.

□ Since the reference is scaled for each stage this is not attractive.

However if each stage uses a non-flip-around topology then,

 $D_0 = D_n + D_n(ra) + D_n(ra)^2 + \dots + D_1(ra)^{n-1}$

where, $ra = (1 + \delta)(2 + \alpha)$ and reference voltage of each stage is not scaled.

J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

Radix Based Calibration (3)



 $\Box \text{ The new radix is . } ra = (1 + \beta_i)(1 + \delta_i) \frac{(2 + \alpha_{i+1})}{(1 + \beta_{i+1})}.$

□ The reference voltage is not scaled from stage-to-stage.

J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

Slides by Bibhudatta Sahoo

Padix Racod Calibration (1)



J. Li and Un-Ku Moon, IEEE TCAS-I, vol. 50, pp. 531-538, Sept. 2003.

Slides by Bibhudatta Sahoo

Dadix Racad Calibration (5)

- Large convergence time as D_{BE} has to be correlated for a long time to guarantee that $P_N \otimes D_{res}$ vanishes.
- Generation of precise analog voltage $\pm V_{PN}$ whose digital value is PN.
- Reduction in dynamic range of the ADC due to injection of pseudorandom voltage $\pm V_{PN}$.

Open Loop Op amp Nonlinearity Calibration (1)

The 12-bit pipelined ADC incorporates:

- 3-bit stage-1 realized using open-loop amplifier.
- 1-bit stage-2 (with 1 redundant bit to incorporate the signal injection for calibration).
- Seven 1.5-bit stages
- 3-bit flash ADC.
- Although 14-bits of raw data the last two bits are used for calibration purpose.
- Only stage-1 is calibrated for linear gain error and nonlinearity.
- □ All other stages form an ideal Back-end ADC.

Open Loop Op amp Nonlinearity Calibration

- Stage-1 that incorporates an open-loop amplifier is modeled as per the above block diagram with various error sources:
 - $V_{0S} \rightarrow$ op amp offset
 - $\Delta \rightarrow$ gain error \rightarrow modeled by calibration parameter p_1 .
 - $a_3 \rightarrow 3^{rd}$ order nonlinear term of the open-loop op amp.

Open Loop Op amp Nonlinearity Calibration (3)

Open Loop Op amp Nonlinearity Calibration

where, D_b is the back-end ADC output and the calibration engine estimates p_2 .

Open Loop Op amp Nonlinearity Calibration (5)

 $V_{res1} \rightarrow V_{res1} \rightarrow V_{res1$

- In order to accommodate the two transfer curves and not saturate the back-end ADC stage-2 has 1-bit of redundancy.
- The residue characteristic with nonlinearity shows compression.
- □ Nonlinearity is overcome if $h_1 = h_2$, i.e. the distance between the two residue characteristic is constant at all points.
- Its sufficient to estimate the distance at the center and at the extremes.

Open Loop Op amp Nonlinearity Calibration (6)

Open Loop Op amp Nonlinearity Calibration

- **\Box** Estimation of the gain error (p_1) is similar to the method in Li2003.
- **C** Estimation of nonlinearity (p_2) is based on an LMS method which minimizes the MSE of $(H_1 H_2)$.
- \Box ($H_1 H_2$) is a function of p_2 as per

$$e(D_b) = D_b - 2\sqrt{-\frac{1}{3p_2}\cos\left[\frac{\pi}{3} + \frac{1}{3}\cos^{-1}\left(\frac{D_b}{2\sqrt{-\frac{1}{27p_2}}}\right)\right]}$$

Open Loop Op amp Nonlinearity Calibration

- Requires that the inputs be sufficiently busy, i.e., the analog input to the ADC be such that it exercises all the ADC levels. If the signal is not full scale then the calibration cannot estimate the nonlinearity.
- As shown below in the residue characteristic of stage-1, if the signal is within 1/16th of the full scale then also it exercises the full-scale of the back-end ADC and hence estimates the nonlinearity.

The open-loop amplifier is very susceptible to gain variation due to temperature. If the LMS loop has a smaller time-constant as opposed to the gain variation then the calibration works.


The algorithmic ADC and Pipelined ADC are realized using 1.5bit flip-around topology whose input-output characteristic is given by,

$$V_{0} = \frac{1}{1 + \frac{C_{S} + C_{F}}{AC_{F}}} \frac{C_{S} + C_{F}}{C_{F}} V_{i} - \frac{1}{1 + \frac{C_{S} + C_{F}}{AC_{F}}} \frac{C_{S}}{C_{F}} DV_{ref}$$

$$\rightarrow V_{0} = (2 + \epsilon_{g})V_{i} - (1 + \epsilon_{DAC})DV_{ref}$$
where, $(2 + \epsilon_{g}) = \frac{1}{1 + \frac{C_{S} + C_{F}}{AC_{F}}} \frac{C_{S} + C_{F}}{C_{F}}$, and $(1 + \epsilon_{DAC}) = \frac{1}{1 + \frac{C_{S} + C_{F}}{AC_{F}}} \frac{C_{S}}{C_{F}}$

X. Wang, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 39, pp. 1799-1808, Nov. 2004.

Slides by Bibhudatta Sahoo

Nested Digital Background Calibration (2)



- **So 4 parameters are needed for a 2-stage pipeline**
 - **Three** (ϵ_1 , ϵ_2 , and ϵ_3) for the gain errors
 - One more for the overall offset of the pipelined stages.
- □ For a K-stage ADC, (K+2) parameters need to be estimated, including the offset term.

X. Wang, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 39, pp. 1799-1808, Nov. 2004.

Nactod Digital Rackground Calibration (2)



Digital output computation from the raw bits,

$$D_{pip}(V_{i1}) = \sum_{i=1}^{13} 0.5^{i}b_{i} + \sum_{i=1}^{5} 0.5^{i}\epsilon_{i}b_{i} + 0.5^{5}q + offset$$

LMS optimization can be used to minimize the error,

$$e = D_{pip} - D_{alg}$$

□ The update equation is,

$$\epsilon_i(m+1) = \epsilon_i(m) + \mu_{pip} e \frac{\partial e}{\partial \epsilon_i}$$

X. Wang, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 39, pp. 1799-1808, Nov. 2004.

Nastad Digital Deakaround Calibration (1)



Slides by Bibhudatta Sahoo



- The algorithmic ADC is calibrated based on the calibration technique proposed by Erdogan 1999.
- Erdogan used a 1-bit architecture for the stage. Here 1.5-bit flip-around topology is used instead.

X. Wang, P. J. Hurst, and S. H. Lewis, IEEE JSSC, vol. 39, pp. 1799-1808, Nov. 2004.

10 bit EOO MILLA EE mIN/ CMOC ADC (1)



- All stages use 1.5-bit flip-around topology.
- Gain error, capacitor mismatch, and op amp nonlinearity correction done in the 1st two stages.
- Gain error and capacitor mismatch calibration done in stage 3 to 6.
- No calibration for the remaining stages.
- LMS is used to do gain error and op amp nonlinearity calibration.

$\frac{10}{10} + \frac{10}{10} + \frac{10$



- Calibration requires a precision DAC.
 - For the 10-bit system here the reference DAC has to be 11-bit linear
- Calibration applies ±VR/2, ±VR/4, and 0 from the reference DAC to stage-*j* for calibration.
- Stage-*j* is configured in multiply-by-2 configuration.
- **The digitized output of stage-***j* is given by $D_{tot} = \alpha_1 D_{BK} + \alpha_3 D_{BK}^3$
- α_1 and α_3 are updated using the following LMS equation:

 $\begin{aligned} &\alpha_1(k+1) = \alpha_1(k) + \mu(D_{cal} - D_{tot})D_{BK} \\ &\alpha_3(k+1) = \alpha_3(k) + \mu(D_{cal} - D_{tot})D_{BK}^3 \end{aligned}$

A.Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.

10 bit FOO MILL- FF mM/ CMOC ADC (2)



A.Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.

10 bit 500 MILL- 55 m/M/ CMAOC ADC (5)

Calibration requires a precision DAC.

- For a10-bit system the reference DAC has to be 11-bit linear
- For a 12-bit system the reference DAC has to be 13-bit linear
- Difficult to realize highly linear and precise DACs
- The calibration technique cannot be used to calibrate more than 10-bit systems.
- □ Calibration applies signals from the resistor ladder → calibration cannot be run at the full-speed of the ADC because of the RC-settling issue.
- High frequency settling behavior of the op amps is not captured.

A.Verma and B. Razavi, IEEE JSSC, vol. 44, pp. 3039-3050, Nov. 2009.

- In the last 20 years various digital calibration techniques have been developed.
- □ Goal is to overcome various circuit non-idealities like finite op amp gain, op amp nonlinearity, and capacitor mismatch.
- **Digital calibration techniques can be categorized as:**
 - Background
 - Foreground
- Digital calibration technique calibrates for:
 - Capacitor mismatch
 - Linear Gain Error
 - Op amp nonlinearity

Thank You



Scaling Trends:

[1] S. Borkar, "Design challenges of technology scaling," *IEEE Micro*, vol. 19, no. 4, pp. 23–29, 1999.
[2] K. Bult, "The Effect of Technology Scaling on Power Dissipation in Analog Circuits," in Analog Circuit Design, M. Steyaert, et. al., Eds. Springer, 2006, pp. 251–290.

[3] B. Murmann, "ADC Performance Survey 1997-2013." [Online]. Available:

http://www.stanford.edu/~murmann/adcsurvey.html.

[4] B. Murmann, "Limits on ADC Power Dissipation," in Analog Circuit Design, M. Steyaert, A. H. M. Roermund, and J. H. van Huijsing, Eds. Springer, 2006.

[5] T. Sundstrom, B. Murmann, and C. Svensson, "Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters," *IEEE Trans. Circuits and Systems-I*, vol. 56, pp. 509–518, Mar. 2009.

[6] P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits," *Proc. CICC*, 1996, pp. 333–336.

[7] M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," *Proc. IEDM*, 1998, pp. 915–918.

[8] E. A. Vittoz, "Future of analog in the VLSI environment," *Proc. ISCAS*, 1990, pp. 1372–1375.
[9] B. J. Hosticka, "Performance comparison of analog and digital circuits," *Proc. of the IEEE*, vol. 73, no. 1, pp. 25–29, 1985.

[10] E. A. Vittoz and Y. P. Tsividis, "Frequency-Dynamic Range-Power," in Trade-Offs in Analog Circuit Design, C. Toumazou, et. al., Eds. Boston: Kluwer Academic Publishers, 2002, pp. 283–313.

[11] A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "Analysis of the trade-off between bandwidth, resolution, and power in $\Delta\Sigma$ analog to digital converters," *Proc. ICECS*, 1998, pp. 153–156.

12. Y. Chiu, "Scaling of analog-to-digital converters into ultra-deep submicron CMOS," *Proc. CICC*, pp. 375-382, Sep. 2005.

13. A.-J. Annema, et al., "Analog Circuits in Ultra-Deep-Submicron CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005.

Pipelined ADC–Overview and Design Strategies:

[14] Stephen H. Lewis, "Video-Rate Analog-to-Digital Conversion Using Pipelined Architectures", PhD Thesis, University of California, Berkeley, 1987

[15] Thomas Cho, "Low-Power Low-Voltage Analog-to-Digital Conversion Techniques Using Pipelined Architectures", PhD Thesis, University of California, Berkeley, 1995

[16] D. W. Cline, "Noise, Speed, and Power Trade-offs in Pipelined Analog-to-Digital Converters", PhD Thesis, University of California, Berkeley, 1995

[17] Rudy Van D Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters", Springer, 2nd edition, 2003

[18] I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC ", *IEEE J. Solid-State Circuits*, vol. 35, pp. 318 – 325, Mar 2000.

[19] Hirotomo Ishii, Ken Tanabe, Tetsuya Iida, "A 1.0V 40mW 10b 100MS/s Pipeline ADC in 90nm CMOS", IEEE CICC, pp. 395-398, Sept. 2005

[20] B. Sahoo and B. Razavi, "A Fast Simulator for Pipelined A/D Converters," Proc. Midwest Symp. on Circuits and Systems, pp. 402-406, August 2009.

[21] D. Y. Chang, "Design Techniques for a Pipelined ADC Without Using a Front-End Sampleand-Hold Amplifier", *IEEE Trans. on Circuits and Systems-I*, vol. 51, no. 11, pp. 2123–2132, Nov. 2004.

[22] B. Razavi, "Principles of Data Conversion System Design", Wiley-IEEE Press; 1 edition, 1994 [23] F. Maloberti, "Data Converters", Springer; 2007

[24] M. J. M. Pelgrom, "Analog-to-Digital Conversion", Springer; 2nd edition, 2013

Calibration Techniques for Pipelined ADCs:

[25] S-H. Lee and B-S. Song, "Digital-Domain Calibration of Multistep Analog-to-Digital Converters", *IEEE J. Solid-State Circuits*, vol. 27, pp. 1679-1688, Dec. 1992.
 [26] A. Karanicolas and et. al., "A 15-b 1-Msamples/s Digitally self-calibrated Pipeline ADC", *IEEE*

J. Solid-State Circuits, vol. 28, pp. 1207–1215, Dec 1993.

[27] P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSsamples/s Pipelined CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 31, no. 12, pp. 1854 – 1861, Dec. 1996.

[28] U.-K. Moon and B.-S. Song, "Background Digital Calibration Techniques for Pipelined ADC's", *IEEE Trans. Circuits Syst. II*, vol. 44, pp. 102–109, Feb. 1997.

[29] J. M. Ingino and B. A. Wooley, "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converter", *IEEE J. Solid-State Circuits*, vol. 33, pp. 1920–1931, Dec. 1998.

[30] O. E. Erdogan, P. J. Hurst, and S. H. Lewis, "A 12-b Digital-Background-Calibrated Algorithmic ADC with 90-dB THD", *IEEE J. Solid-State Circuits*, vol. 34, pp. 1812-1820, Dec. 1999.

[31] E. Siragusa and I. Galton, "Gain Error Correction Technique for Pipelined Analogue-to-Digital Converters", *Electronics Letters*, pp. 617–618, Mar. 2000.

[32] J. Ming and S. H. Lewis, "An 8-bit 80-Msample/s Pipelined Analog-to-Digital Converter With Background Calibration", *IEEE J. Solid-State Circuits*, vol. 36, pp. 1489-1497, Oct. 2001.

[33] J. Li and U.-K. Moon, "Background Calibration Techniques for Multistage Pipelined ADCs With Digital Redundancy", *IEEE Trans. on Circuits and Systems-II*, vol. 50, no. 9, pp. 531–538, Sept. 2003.
[34] B. Murmann and B. E. Boser, "A 12-b 75 MS/s Pipelined ADC using Open-Loop Residue

Amplification", IEEE J. Solid-State Circuits, vol. 38, pp. 2040–2050, Dec 2003.

[35] E. Siragusa and I. Galton, "A Digitally Enhanced 1.8-V 15-bit 40-MSamples/s CMOS Pipelined ADC", *IEEE J. Solid-State Circuits*, vol. 39, pp. 2126 – 2138, Dec 2004.

[36] X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-Bit 20-Msample/s Pipelined Analog-to-Digital Converter With Nested Digital Background Calibration", *IEEE J. Solid-State Circuits*, vol. 39, pp. 1799-1808, Nov. 2004.

[37] C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12b 80MS/s Pipelined ADC with Bootstrapped Digital Calibration", *IEEE J. Solid-State Circuits*, vol. 40, pp. 1038–1046, May 2005.

[38] I. Ahmed and D. A. Johns, "An 11-bit 45-MS/s, Pipelined ADC with Rapid Calibration of DAC Errors in a Multibit Pipeline Stage", *IEEE J. Solid-State Circuits*, vol. 43, no. 7, pp. 1627–1637, July 2008.

[39] B. D. Sahoo and B. Razavi, "A 12-Bit 200-MHz CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2366–2380, Sept. 2009.

[40] A. Verma and B. Razavi, "A 10-b 500-MHz 55-mW CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3039–3050, Nov. 2009.

[41] A. Panigada and I. Galton, "A 130 mW 100 MS/s Pipelined ADC with 69 dB SNDR Enabled by Digital Harmonic Distortion Correction", *IEEE J. Solid-State Circuits*, vol. 44, pp. 3314–3328, Dec. 2009.
[42] B. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC", Symposium on VLSI Circuits Dig. Of Tech. Papers, pp. 30-31, June 2013

[43] B. Sahoo and B. Razavi, "A 10-b 1-GHz 33-mW CMOS ADC", *IEEE J. Solid-State Circuits*, vol. 48, no. 6, pp. 1442–1452, June 2013.

[44] C. Ravi, R. Thottathil, and B. Sahoo, "A Histogram Based Deterministic Digital Calibration Technique for Pipelined ADC", 27th Intl. Conf. on VLSI Design, India, pp. 569–574, Jan. 2014.

[45] H. Wei, P. Zhang, B. Sahoo, and B. Razavi, "An 8-Bit 4-GS/s 120-mW CMOS ADC", *IEEE Journal of Solid State Circuits*, Vol. 49, No. 8, pp. 1751-1761, Aug. 2014

[46] (*invited*) B. Sahoo, "An Overview of Digital Calibration Techniques for Pipelined ADCs, 57th IEEE International Midwest Symposium on Circuits and Systems, College Station, USA.

[47] C. Ravi, V. Sarma, and B. Sahoo, "At Speed Digital Gain Error Calibration of Pipelined ADCs", IEEE NEWCAS, June 2015