



Differential Amplifiers

\* Single-ended input







\* Differential input

$$V_{out} = V_{o1} - V_{o2}$$

Differential signal,  $V_d = (V_{o1} - V_{o2})$ \*  $V_{o1}$  &  $V_{o2}$  (ideally) are equal and opposite (phase different of  $\pi$ )


## Advantages of Differential Signaling:



\* Rejects any common-mode disturbance

\* Also improves linearity by (ideally) cancelling all even-order distortion


$$x = v_{in}$$



$$f_{odd}(x) = \frac{f(x) - f(-x)}{2}$$

↳ odd symmetry

$\sin(x) \rightarrow$  odd function



$$f_{even}(x) = \frac{f(x) + f(-x)}{2} \leftarrow \text{even symmetry}$$

e.g.  $\cos(x)$

$$f(x) = \alpha_0 + \alpha_1 x + \alpha_2 x^2 + \alpha_3 x^3 + \dots$$

$$\frac{f(x) - f(-x)}{2} = \alpha_1 x + \alpha_3 x^3 + \alpha_5 x^5 + \dots$$

\* even-order distortion terms are eliminated

⇒ higher linearity.


Signal level ⇒  $2\times$

noise  $\Rightarrow \sqrt{2}\times$





⇒ SNR improvement  $\sqrt{2}\times \Rightarrow \underline{\underline{3dB}}$

↳ 0.5 bit  
resolution  
in ADC



# Basic Diff Pair :



\* What if the input CM-level changes




\* Its important that the biasing of the transistors have a minimal dependance on the input CM-level.



\* Input CM-level is also important

Solution:



DC picture,

$$V_{GS} = \sqrt{\frac{2I_{D1}}{\beta}} + V_{THN}$$

Employs a current source to enforce

$$I_{SS} = I_{D1} + I_{D2}$$

this is independent of input CM-level



Biasing is performed by setting  $I_{SS}$

Don't need  $R_{big}$  &  $C_{big}$  to bias  $M_{1/2}$

if  $V_{i1} = V_{i2} \Rightarrow$  the bias current  $I_{D1} = I_{D2} = \frac{I_{SS}}{2}$

& output CM-level  $\Rightarrow V_{DD} - \frac{I_{SS}}{2} \cdot R_D$  is well-defined

Question




$$A_v = -\frac{g_m}{1 + g_m R_{SS}} \cdot R_D$$


output resistance of  $I_{SS}$ .

$R_{SS} \rightarrow \infty$



$A_v = 0$



⇒ Source-coupled mode



AC




$$A_v = -g_m R_D$$

Differential Half pairs





# Common mode behavior of the circuit:

Tuesday, October 30, 2018 11:55 AM

Common-mode Equivalent Circuit



⇒



Input common-mode range (ICMR)

$$V_{in,cm} \geq V_{gs,1,2} + V_{ds,sat,3}$$

In general

$$V_{in,cm} \geq V_{gs,1,2} + V_{ss}$$

voltage needed to keep current source in saturation

\* Lets check for M1,2 entering Triode

$$V_{in,cm} \geq V_{out} + V_{th,n}$$

To keep M1,2 in SAT

$$V_{in,cm} < V_{DD} - \frac{I_{ss} R_D}{2} + V_{th,n}$$

$$\therefore V_{ds} < V_{gs} - V_{th,n}$$

$$\rightarrow V_D < V_A - V_{th,n}$$

$$\rightarrow V_A > V_D + V_{th,n}$$



$$\underbrace{V_{as1,2} + V_{ss}}_{V_1} \leq V_{in,cm} \leq \min \left\{ \underbrace{V_{DD} - \frac{I_{ss}}{2} R_D + V_{THN}}_{V_2}, V_{DD} \right\}$$

$I_{CMR}$

