



ECE 513- lecture 28

Tuesday, December 4, 2018 9:30 AM






R_{LOPT} :

↳ The PA operate with the largest voltage & current swing
↳ large signal behavior

↳ small-signal parameters obtained from measurements are not useful in the design of output matching network

* Instead, we use 'load-line' impedance



$$R_{Lopt} = \frac{V_{opp}}{I_{opp}} \simeq \frac{V_{max}}{I_{max}} = \frac{V_{max}}{2 \cdot I_{DC}}$$

↳ This optimal load impedance maximizes the output power delivered to the load when the amplifier is operated at P_{SUB} and beyond.

↳ called power matching as opposed to small-signal impedance matching.

* Simulation Techniques have been developed to allow for the prediction of R_{Lopt} , return loss, etc as a function of load impedance

* The output matching network must be designed to transform $Z_L = S_{OL}$ load impedance to R_{Lopt} of the transistor output.

↳ for input side → for small voltage swings, we can use small-signal impedance matching.



Load-pull Contours:

If $V_{min}=0$, the maximum output power

$$P_{LOPT} = \frac{V_{opp} \cdot I_{opp}}{8} \leq \frac{V_{max} I_{max}}{8} \leq \frac{V_{oc} \cdot I_{sc}}{2}$$

is obtained when $R_L = R_{LOPT}$

* The exact value of R_{LOPT} is obtained by measuring or simulating the output power for different load impedance values and selecting the load impedance corresponding to the highest output power.





Constant output power contours on the Smith chart.

* Constant resistance ($R_L = \frac{R_{LOPT}}{\Gamma}$) and constant conductance circles ($G_L = \frac{1}{\Gamma R_{LOPT}}$) along which the power is $20 \log_{10}(\Gamma)$ dB

$\uparrow P_{\text{Left}} /$



Smaller than P_{Left} .




In general $\frac{Z_0}{Z_{opt}}$ leads to high-Q matching network
 \rightarrow narrowband
 \rightarrow the two-step match for higher BW.

Class-A:

* The class A, B, (AB), C similar^{looking} waveforms but different conduction angles.



$\omega \Rightarrow RF$ frequency



transistor conducts for
full $0 < \theta < 2\pi$

* Conduction angle is 2π

* The transistor is biased at the peak ft current density J_{pft}

* The output matching network is designed so that the transistor is terminated (or matched) to R_L at the fundamental frequency fo

L and short circuit for all of its harmonics.

$$\bar{Z}(f_0) = R_L \text{ \& } \bar{Z}(nf_0) = 0 \text{ for } n > 1$$

$$f_0 = \frac{1}{2\pi \sqrt{L, C_1}}$$

Class-A Efficiency :

$$\eta = \frac{P_L}{P_{DC}} = \frac{(V_1 \cdot I_1)/2}{V_{DD} \cdot I_{DC}} = \frac{\overset{\downarrow}{V_1} \overset{\downarrow}{I_1}}{\underset{\uparrow}{2V_{DD}} \underset{\uparrow}{I_{DC}}} = \frac{(V_{DD} - V_{min})(I_{DC} - I_{min})}{2V_{DD} \cdot I_{DC}} \quad \text{①}$$

$I_{min} \Rightarrow$ min value of current

$I_1 = I_{DC} - I_{min} \Rightarrow$ amplitude of the fundamental voltage in the load

$$V_{DC} = V_{DD}$$

$$I_{DC} = \frac{V_{DD}}{R_L}$$

from ①, maximum drain efficiency for $V_{min}=0$ & $I_{min}=0$

$$\eta \leq 50\%$$

PAE $\propto \left(1 - \frac{V_{min}}{V_{max}}\right)$ & really depends upon the value of V_{max}

Ex. 65nm CMOS: $V_{max}=1.5V$ $V_{min}=0.1V$

$$V_1 = \frac{(V_{max} - V_{min})}{2} = 0.7V$$

$$\eta = \frac{V_1}{V_{1,ideal}} \times 50\% = \frac{0.7}{0.75} \times 50\% = 46.6\%$$

x for GaN PA: $V_{max}=80V$, $V_{min}=0.5V$

$$\Rightarrow \eta_{max} = 49.7\%$$

for CMOS f_{OM} improves as f^2

with scaling we can achieve a higher f_{max}^2

* It usually helps to use scaled CMOS to get more power out of the transistors esp. at microwave frequencies.




Issues with class-A PA:




* Current is conducted for the full $\theta = 2\pi$ period

\Rightarrow pegs the $\eta < 50\%$

↳ back-off efficiency is lower as the transistor conducts the same I_{DC} from V_{DD} .

PAPR \Rightarrow Peak to average power ratio






PAPR is very high

Class-B :

⇒ The transistor enters cutoff for half of the signal period

⇒ Bias the transistor at the edge of cutoff such that the conduction angle $\theta = \pi$.

↳ reduces the overlap between the voltage and current waveforms.



Average (or DC) current

$$I_{DC} = \frac{I_{max}}{2\pi} \int_{\pi}^{2\pi} \sin \theta d\theta = \frac{I_{max}}{\pi} = \frac{2V_{DD}}{\pi \cdot R_L}$$

$$\eta = \frac{P_L}{P_{DC}} = \frac{V_L \cdot I_L}{2I_{DC} \cdot V_{DD}} = \frac{V_{DD} \cdot \frac{I_{max}}{2}}{\frac{2V_{DD}}{\pi} \cdot I_{max}} = \frac{\pi}{4} \Rightarrow 78.5\%$$

Maximum drain efficiency.