

EE 513 - Lecture 19

Tuesday, October 23, 2018 9:36 AM

Tuned LNA Design:

↳ power gain & min NF

↳ linearity

↳ Minimum power

figure of merit

$$FOM = \frac{\overbrace{OIP_3} \cdot \underbrace{1/P_3 \cdot f_0}}{(F-1)P} = \frac{OIP_3 \cdot f_0}{(F-1)P}$$

* In a well-designed LNA, OIP_3 depends only on V_{DD} and $(F-1)$
increases linearly with frequency

$$\frac{OIP_3}{(F-1)} \downarrow \text{ with } f \uparrow$$

$$\frac{OIP_3}{(F-1)} f$$

* In most cases the input & output return loss
($|S_{11}|$ & $|S_{22}|$) should be better than -15dB over
the desired bandwidth

* Reverse isolation & stability factor \rightarrow amplifier should not
turn into an oscillator

* Traditional LNA design (Microwave & mmWave) employed lossless reactive matching networks to transform Z_s to the Z_{opt} of the discrete transistor.

↳ The transistor itself is biased at the NF_{min} sweet spot.

↳ transfer Z_s to Z_{opt} using LC network (L-match, π -match, $\frac{\lambda}{4}$ - Transmission line)
 ↳ noise match
 ↳ $NF = NF_{min}$

But this is quite different from the impedance match

$\therefore R_{opt} = \text{Re}\{Z_{opt}\}$ and $R_{in} = \text{Re}\{Z_{in}\}$ are different.

↳ compromises $|S_{11}|$ & input reflection $|S_{11}|$ of the design

* Solution was always unique and optimal.

* With the advent of RFIC & MMICs, the geometry and the optimal bias current were 'feed up' as design variables.

Read
Section 7.3
of Book

Part I: Active Device Matching


$$F = F_{min} + \frac{R_n}{g_s} |Y_s - Y_{sopt}|$$

$Y_{sopt} = g_{sopt} + jB_{sopt}$
 \downarrow
 $\frac{1}{R_{sopt}}$

$Y_s = g_s + jB_s$

① F_{min} must be made as low as possible to reduce first term
 \rightarrow ideally close to the F_{min} of the transistor itself

② Optimal source impedance, $Z_{sopt} = \frac{1}{Y_{sopt}}$, should be made equal to the signal source impedance $Z_s = Z_0 = 50\Omega$.
 (i.e. Noise Match with active device itself)
 \rightarrow without any passive matching network.



* from this plot for MOSFETs:

* $J_{0 p_T}$ doesn't change with frequency

↳ Interestingly, $J_{0 p_T}$ in CMOS NMOSFET remained fairly constant at $\leq 0.15 \frac{\text{mA}}{\mu\text{m}}$ till 65-nm node

↳ In more recent nodes due to device engineering it has increased to $0.2 - 0.3 \frac{\text{mA}}{\mu\text{m}}$.

* Once J_{opt} has been selected, the next step is to size the transistor such that Z_{opt} of the LNA = $Z_0 = 50\Omega$.



* At a given $J = \frac{I_D}{W}$, the FET noise parameters R_n, G_u, G_{cor} and B_{cor} all scale with the width W .

$$\{R_n, G_u, G_{cor}, B_{cor}\} = f(N_f, N_g)$$

$$W = N_g \cdot N_f$$

$$N_g = 4$$

$$N_f = 4$$



Single gate contact vs double gate contact

* R_g is reduced with double contact

Read from Chapter 4
MOSFET section

for MOSFETs:

$$R_m = \frac{R_{n,FET}}{N_f}$$

$$g_m = g_{m,FET} \cdot \omega^2 \cdot N_f$$

$$g_{os} = g_{o,FET} \cdot \omega \cdot N_f$$

$$B_{os} = B_{FET} \cdot \omega \cdot N_f$$

* We can describe the optimal source admittance (Y_{opt}) as a fⁿ of f , ω_f and N_f as:

$$Y_{opt} = N_f \omega_f \omega \cdot \left[\sqrt{g_{FET}^2 + \frac{g_{FET}}{R_{FET}}} - j B_{FET} \right]$$

* Alternatively, we can express $Z_{opt} = \frac{1}{Y_{opt}}$ as a function of small signal parameters and layout geometry of FETs:

$$Z_{opt} = \frac{f_{Teff}}{N_f \omega_f \omega g_{m,eff}} \left[\sqrt{\frac{g_m' R_s' + \omega_f g_m' R_g'}{R_1}} + j \right] \Rightarrow R_{opt} + jX_{opt}$$

\downarrow \downarrow
 Z_0 0
①

* $J = J_{opt}$

* Sweep and find $\omega_{opt} = \omega_f$ s.t. N_{fmin} is further minimized

$$\Rightarrow N_f = \frac{f_{Teff}}{\omega \omega_f R_1} \sqrt{g_m' R_s' + \omega_f g_m' R_g'}$$

②

$$\Rightarrow N_f = \frac{\sigma_{eff}}{Z_0 W_f f} \sqrt{\frac{1 + \dots + \dots + \dots}{R_1}} \quad \xrightarrow{\text{②}}$$

↑ # of fingers to set $R_{S=PT} = Z_0 = 50 \Omega$

: Noise parameters
 $k_1 = 0.5$ to 1 depending upon W_f .

$R_g = R_g(W_f)$ & single or double contact.

+ ξ ① & ② permit the optimization of the transistor geometry as a part of the matching network.

↳ Optimizing W_f & N_f have little impact over NF_{min} or J_{opt} .

* only minimum gate lengths are used in LNA as $NF \uparrow$ with $L \uparrow$

