### LNA Design Methodology

Vishal Saxena

University of Idaho

10/22/2018

### LNA Design

Goal is to maximize LNA figure of merit:

$$FoM_{LNA} = \frac{G \cdot IIP_3 \cdot f_0}{(F-1) \cdot P}$$

To minimize

$$F = F_{min} + \frac{R_n}{G_S} |Y_S - Y_{SOPT}|$$


we require noise match, i.e.  $R_{SOPT} = \frac{1}{G_{SOPT}} = Z_0 = 50\Omega$ 

- To maximize power gain (G), we require input impedance match, i.e. R<sub>in</sub> = Z<sub>0</sub> = 50Ω, and also conjugate match at the output.
- ► The imaginary components of *Z*<sub>SOPT</sub> and *Z*<sub>in</sub> must be made equal to zero.

# Design Philosophy

- Take advantage of what silicon does best: transistors.
- Use Si passives only sparingly:
  - Q is fairly low and undermines overall noise figure
  - Inductors are (significantly) larger than transistors, hence expensive.
- Make transistor sizing part of the noise matching step.
- Use only reactive (loss-less) feedback or minimize the noise contribution of resistive feedback components.
- Avoid active loads if at all possible.


#### NMOS Characteristic Current Densities



J<sub>pfT</sub> = where f<sub>T</sub> reaches its max (NMOS= 0.3 - 0.4 mA/μm)
 J<sub>pfMAX</sub> = where f<sub>MAX</sub> reaches its max (NMOS= 0.2 - 0.3 mA/μm)
 J<sub>OPT</sub> = where NF<sub>min</sub> reaches its min (NMOS= 0.15 - 0.2 mA/μm)

#### Biasing LNA Topology for Minimum Noise

- In CMOS, cascode J<sub>OPT</sub> = 0.15mA/µm irrespective of W<sub>f</sub>, node, and frequency
- Lowest current for optimally biased MOS-LNA is 150mA for single 1µm finger



#### Active Device Matching

- Find optimal  $W_f$  for  $F_{min}$  at a given frequency
- We can set  $R_{SOPT} = Z_0$  by optimizing transistor layout


$$R_{SOPT} = \frac{f_{Teff}}{f} \cdot \frac{1}{N_f W_f \cdot f \cdot g'_{meff}} \sqrt{\frac{g'_m \cdot R'_s + W_f \cdot g'_m \cdot R'_g(W_f)}{k_1}}$$
$$X_{SOPT} = j \frac{f_{Teff}}{f} \cdot \frac{1}{Z_0 N_f W_f \cdot f \cdot g'_{meff}}$$

• Thus, the mumber of fingers for a fixed  $W_f = W_{OPT}$ 


$$N_f = \frac{f_{Teff}}{f} \cdot \frac{1}{Z_0 W_f \cdot f \cdot g'_{meff}} \sqrt{\frac{g'_m \cdot R'_s + W_f \cdot g'_m \cdot R'_g(W_f)}{k_1}}$$

where  $k_1 = 0.5...1$ , depending on the choice of  $W_f$ .

# Typical MOSFET for High-Frequency Applications



#### Gate Resistance Calculations



#### Gate Resistance Calculations

 Gate fingers are contacted on one side, the expression for gate resistance is

$$R_g = \frac{\frac{R_{CON}}{N_{CON}} + \frac{R_{SHG}}{L}(W_{ext} + \frac{W_f}{3})}{N_f}$$

 Gate fingers are contacted on both sides, the expression for gate resistance becomes

$$R_g = \frac{\frac{R_{CON}}{N_{CON}} + \frac{R_{SHG}}{L}(W_{ext} + \frac{W_f}{6})}{2N_f}$$

- ▶ where W = N<sub>f</sub>W<sub>f</sub> is the total gate width, N<sub>f</sub> is the number of fingers, L is physical gate length.
- ► *W<sub>ext</sub>* is the distance between the gate contact and active region.
- ►  $R_{SHG}$  is the sheet resistance per sq. of the poly or metal gate, typically 10 $\Omega$  in 90nm CMOS.
- ► *N<sub>CON</sub>* is the number of metal-to-gate vias per contact
- ►  $R_{CON}$  is the metal-to-gate via resistance, typically  $15 20\Omega$  in 90nm CMOS

#### Passive Device Matching

 For LNA stage with inductive degeneration (CS or cascode), a passive input match is obtained as

$$R_{in} = R_g + R_s + \omega_T L_S = Z_0$$

- This results in design equation  $L_S = \frac{Z_0 R_g R_s}{\omega_T}$
- The imaginary parts of Z<sub>in</sub> and Z<sub>SOPT</sub> are within 20% of each other, which are tuned out by the series inductance
  L<sub>G</sub> ≈ <sup>ω<sub>T</sub></sup>/<sub>ω<sup>2</sup>g<sub>meff</sub></sub> − L<sub>S</sub>
- An output match is provided using L-match (or other suitable matching network) to maximize power gain (G).

Design Methodology for CS and Cascode LNA

- Step 1: Set the V<sub>DS</sub> of transistor for maximum linearity, such that clipping of output is avoided. In case of CS stage, use V<sub>DS</sub> = V<sub>DD</sub>
- ▶ Step 2: Determine the  $J_{OPT}$  of the amplifier. Maintain this current density throughout the rest of the design steps. This is equivalent to solving:  $\frac{\partial F_{min}(J)}{\partial J} = 0$ .
- Step 3: Select the best FET finger width that leads to the best NF<sub>min</sub> without degrading f<sub>MAX</sub>. In FinFETs, finger width is fixed by the process. This is equivalent to solving: <u>∂F<sub>min</sub>(W<sub>f</sub>)</u> = 0.
- ▶ Step 4: Size the transistor such that  $Re{Z_{SOPT}} = Z_0$  which is equivalent to  $\frac{\partial F_{Z_0}(N_f)}{\partial N_f} = 0$ . This is carried out by connecting gate fingers in parallel.

# Design Methodology for CS and Cascode LNA (2)

- At the end of Step 4, the bias current and size of all transistors in the LNA stages are known. All the transistors maust be laid out in Cadence and the layout parasitics should be extracted, before proceeding to the next step. Otherwise, the matching network will have to be redesigned after parasitic extraction.
- ► **Step 5:** Add the degeneration inductance  $L_S$  to set the real part of the input impedance to  $Z_0$  without affecting  $Z_{SOPT}$ ;  $L_S = \frac{Z_0 R_g R_s}{2\pi f_T}$ .
- ► Step 6: Add the gate inductance L<sub>G</sub> such that the imaginary parts of Z<sub>in</sub> and Z<sub>SOPT</sub> become equal to zero.
- Step 7: Design the output matching network (L-match etc.) to maximize the power delivered to the load over the bandwidth of interest. An L-match using L<sub>P</sub> and C<sub>1</sub> allows DC blocking for the next stage.
- **Step 8:** Add bias circuitry without degrading the noise figure.

### Frequency Scaling of CMOS LNAs

The  $J_{OPT}$  of NMOSFET does not change with frequency, and in technology prior to 45nm CMOS, with technology node. Thus we can scale an existing LNA design in frequency from  $f_0$  to  $f'_0 = \alpha f_0$  using the steps:

- Step 1: Bias transistors for minimum noise at  $J_{OPT} = 0.15 \frac{mA}{\mu m}$ .
- ▶ Step 2: Device sizing:  $W_f$  remains unchanged but  $N'_f = \frac{N_f}{\alpha}$ and  $W' = \frac{W}{\alpha}$
- ► Step 3: Input impedance matching: L<sub>S</sub> remains largely unchanged since f<sub>T</sub> has not changed but the source and gate resistances are now larger because of overall smaller W

Frequency Scaling of CMOS LNAs (2)

$$L'_{S} = \frac{Z_{0} - \alpha(R_{g} + R_{s})}{2\pi f_{T}} \approx L_{S}$$
$$L'_{G} = \frac{1}{\alpha^{2} \omega^{2} \frac{C_{in}}{\alpha}} \approx \frac{L_{G}}{\alpha}$$


**Step 4:** Output matching:  $L'_D = \frac{L_D}{\alpha}$ ,  $C'_D = \frac{C_D}{\alpha}$ .

Note that method only applies to CMOS LNAs, not HBT LNAs.

# mmWave LNA Design (1)

- ▶ In CMOS,  $C_{gd}$  can be  $\approx$  50% of  $C_{gs}$ , and the  $f_T$  of the cascode stage is at least 33% smaller than that of the transistor.
- Thus, CMOS cascode LNA stage requires bandwidth extension techniques in order to achieve acceptable gain at mmWave frequencies.
- One approach is to place a shunt inductor to the AC ground (no DC path) at the middle node between the CS and CG transistors.
  - However, this resonance is narrowband.

# mmWave LNA Design (2)



# mmWave LNA Design (3)

- Another technique is to form an artificial transmission line (TL) by introducing a series inductor between the CS and CG transistors.
  - An added benefit of this approach is that it improves NF of the cascode stage at mmWave.
- The characteristic impedance of this artificial transmission line is

$$Z_{01} = \sqrt{\frac{L_{M1}}{C_{gs2} + C_{sb2}}}$$

The 3dB bandwdith when matched at both ends becomes

$$f_{3dB} = \frac{1}{\pi \sqrt{L_{M1}(C_{sb2} + C_{gs2})}}$$

# mmWave LNA Design (4)

- The design of the MOS cascode with artificial interstage TL proceeds from the output of the cascode.
  - ► First, the impedance Z<sub>M2,in</sub> of the common-gate transistor M<sub>2</sub> is calculated based on its load resistance at resonance.
  - ► Next, the value of L<sub>M1</sub> is chosen so that the impedance of the TL satisfies the condition


$$Z_{01} = Z_{M2,in} = \frac{1}{g_{m2} + \frac{\omega L_{D1}Q}{2(1+g_{m2}r_{o2})}}$$

- ► The 1/2 factor in the second term originates from the assumption that the cascode stage of loaded with an impedance that is matches to L<sub>D1</sub> at resonance.
- In other words, the loaded Q of the inductor L<sub>D1</sub> under matched conditions is at best 50% of the unloaded Q.

## Design Methodology for mmWave LNAs (1)

- Step 1: Set the bias to optimum NF<sub>min</sub> current density, J<sub>OPT</sub> to minimize transistor NF.
- **Step 2:** Choose optical  $W_f$  to minimize  $NF_{min}$ .
- ▶ Step 3: Find the best  $L_M$  value for the cascode biased at  $J_{OPT}$  by plotting the  $f_T$  of the cascode versus  $L_M$ . Note that  $L_M$  scales with  $W^{-1}(N_f^{-1})$ , This step is best carried out by simulation.
- Step 4: With all devices biased at J<sub>OPT</sub>, scale the number of fingers (N<sub>f</sub>), and L<sub>M</sub> to match the optimal noise impedance, R<sub>SOPT</sub>, to the source impedance Z<sub>0</sub>.


# Design Methodology for mmWave LNAs (2)



#### Design Methodology for mmWave LNAs (3)


- ▶ Step 5: After layout and parasitic extraction, with  $f_T$  from Step 4, find  $L_S = (Z_0 - R_s - R_g)/\omega_T$ . Note that  $\omega_T$ corresponds to the cascode stage with  $L_M$ , not just to the transistor, and after extraction of layout parasitics.
- **Step 6:** Add  $L_G$  to tune out  $Im\{Z_{in}\}$  and  $Im\{Z_{SOPT}\}$ .
- **Step 7:** Add output matching network to maximize gain.

#### Example: 90-nm CMOS Cascode LNAs



400µm


### Single-Transistor Stack Topologies



- AC-coupled cascode, 1V operation in GP CMOS, insensitive to V<sub>THN</sub>, yet:
  - 2X the DC current
  - 2nd resonant tank reduces bandwidth,
  - ► Extra lossy inductor and MIM cap =¿ higher loss, larger area

### 140GHz 65nm CMOS LNA

- 6-stage AC-coupled cascode amplifier
- 63mW at 1.2V
- 20% stage scaling
- $300\mu m \times 500\mu m$  including pads



## Other LNA Concepts (Read in the Textbook)

- Power-constrained CMOS LNA design
- Low-current CMOS inverter LNAs
- Common-gate LNAs
- G<sub>m</sub>-boosting and noise-canceling LNAs
- Transformer feedback LNAs
- Differential LNAs Design Methodology
- Impact of PVT variations on LNA design

#### References

 S. Voinigescu, "High-Frequency Integrated Circuits," The Cambridge RF and Microwave Engineering Series, 1st ed., 2013.