



# ECE 504 - Lecture 28

Note Title


12/1/2016

CDR → Dual Loop Architectures.

PLL → VCOs  
PFDs  
Loop filters  
"Dividers"



M  
2



- CMOS flop-flop (Digital course)
- Dynamic flip-flops
- CML → Current Mode Logic type  
Latch/FF design ↗ high-speed


If the PLL is single-ended output  
↳ CLK<sub>out</sub> and not  $\overline{\text{CLK}}_{\text{out}}$

CLK,  $\overline{\text{CLK}}$  → Need to generate  $\overline{\text{CLK}}$  if we want to implement CMOS static type FF.  
↳ Complementary Phase are Req'd.

TSPC type latch

↳ TSPC ⇒ True Single phase Clock.


# TSPC FF



CMOS Inverter

CK = 1

$$A \& E = \bar{D}$$




CK = 0

$$B \& C = \bar{A} \vee \bar{E} = D$$


Dynamic FF

↳ States are dynamically stored on a Capacitor



Needs  
rail-to-rail  
clock swing.

→ 2 circuit  
TSPC style logic



\* Use TSLC Divider in the project

$$N = 2^M$$


"Modulus"

2, 4, 8, 16, ...


3, 51,

↳ "Integer Modulus"




↳ fractional Divider Ratio








# CML NAND Gate








# CMOS NAND Gate






$$AB \Rightarrow \overline{AB} = 1$$






Cross-coupled Latch



CMU flip flop



"injection locking"

Project Due → Deadline on the website ✓✓

Final Exam → Take Home / Open Book