



ECE 504 - Lecture 25

Note Title

11/28/2016

Hogge PD:







Linear PD

Issue:



Average value of $\gamma \rightarrow V_c$ is a function of data density,
fails to uniquely represent the $\Delta\phi$ between data &
clk

↳ two different phase errors for different data density could have the same V_c output


↳ need to eliminate dependence on data density.



Hogse PD
(1985)



$$\Delta\phi = T_{ck}/2$$



$\arg(v_2)$ —————
↑ ideally

In locked condition Y & X
produce equal widths


$$\Rightarrow \arg(Y-X) = 0$$

Since pulse width of $X = T_{ck}/2$

$\Rightarrow$ pw of Y is also forced to be $T_{ck}/2$
when locked.

$\Rightarrow$ Clock aligns to the center of the data when locked.

Hogge PD



Type-II Single-loop
PLL

① finite delay in $ff_s \rightarrow t_{cr}$


$\hookrightarrow$ changes pulse width of γ by $\Delta T = t_{cr}$

$\hookrightarrow$ phase error

$\hookrightarrow$ at high speeds ΔT could be a large fraction of T_{ck}

$\hookrightarrow$ degrades jitter tolerance


② At $x \ll y$



very high speed pulses $\rightarrow$ Dead zone issues

③

$y-x$






v_c



Triwave


↳ disturbs the vco

Binary PD :







Binay PD

Bang-Bang PD




Alexander (!!) PD





clock Early



clock Late

- If
- a) $s_1 \oplus s_2 = 1$ & $s_2 \oplus s_3 = 0 \Rightarrow$ clock is late
 - b) $s_1 \oplus s_2 = 0$ & $s_2 \oplus s_3 = 1 \Rightarrow$ clock is early
 - c) If $s_1 \oplus s_2 == s_2 \oplus s_3 \Rightarrow$ no data transition occurred