### ECE 4/504 PLL AND HIGH-SPEED LINK DESIGN

**COURSE INTRODUCTION** 

#### VISHAL SAXENA VSAXENA@UIDAHO.EDU



© Vishal Saxena



# **COURSE OUTLINE**

Instructor : Dr. Vishal Saxena

Office BEL 318, Phone: 208-885-6870 Email: vsaxena AT uidaho DOT edu

**Time** : Mon/Wed, 3:30-4:45 PM

**Course dates** : Aug 22 – Dec 16, 2016

Location : JEB 25

**Office Hours** : Mon/Wed 2:00-3:00 PM (or by appointment)

Website : http://lumerink.com/courses/ece504/f16/ECE504.htm



University of Idaho College of Engineering

# **COURSE TOPICS**

- Design and analysis of
  - Phase-locked Loops (PLLs)
    - VCOs, phase-noise analysis, integer and fractional architectures, injection locking
  - Delay-locked Loops (DLLs)
  - Clock and data recovery circuits (CDR)
- High-speed Link design
  - Channel modeling, Driver Circuits, Equalizers (if time permits)
- Overview of optical interconnects

PREREQ: ECE 410. Knowledge of Analog and Digital circuits.





## REFERENCES

No single textbook. Lecture notes and handouts will be posted.

Following references are useful :

- <u>RF Microelectronics</u>, B. Razavi, 2<sup>nd</sup> Ed., Prentice Hall, 2012 (Chapters 9-11)
- <u>Design of Analog CMOS Integrated Circuits</u>, B. Razavi, McGraw-Hill, 2002 (Chapters 14-15)
- <u>CMOS Circuit Design, Layout and Simulation</u> R. J. Baker, 3<sup>nd</sup> Edition, Wiley-IEEE, 2010 (Chapter 16)



detailed references and handouts see this page.





University of Idaho College of Engineering

### COURSE PEDAGOGY AND GRADING

Combination of lecture notes and slides

- Lecture notes to be posted online
- Additional slides, Matlab code etc. will also be posted on the site

Workload (Grading)

- Homeworks (25%)
- Midterm Exam (25%)
- Project 1 (25%)
- Project 2 or Final (25%)

Cadence is used for design-based HWs and Projects

Usage details will be posted on the site

© Vishal Saxena



#### **COURSE POLICIES**

- Late work is highly discouraged (see policy on the course page)
- Neither the final exam nor final project will be returned at the end of the semester
- No internet surfing in class on any device
- Plagiarism and outsourcing (!) of work is not acceptable (See Uol Policy).
- See detailed policies on the course site



© Vishal Saxena

