

ECE 504/404 : Lecture 1

Note Title

8/22/2016

Phase locked loops (PLL)

- * invented about 80 years ago

* Applications!

- * FM TX/RX

- * spread spectrum clocking

- * Memory interfaces, μ P, FPGAs, ASICs



- * Optical fiber Communications $\rightarrow$ Hybrid Memory Cube (HMC)

- * RF Synthesizer


- * XBox

- * Displays

- * Deep Learning
ASICs





① Frequency Synthesis



N can be integer as well as a fraction
$$N = \frac{N_1}{N_2}$$



e.g. GSM, 900 to 925 MHz
in steps of 30 kHz

② Skew Reduction




③ Clock Recovery


Data in



Eye Diagram



④ Jitter reduction





Jittery input

A PLL suppresses fast jitter components in the input

⑤ Modulation / Demodulation in Wireless System ↳ FM Receiver



Negative feedback loops :






What is the nature of the controller?

x Lets say the output sensor is stuck
(open-loop system)
↳ error is constant




Use an integrator as the controller



change the output until
the error goes to zero.

Example: Negative Feedback Amplifier



$$V_e = V_i - \frac{V_o}{k} \rightarrow 0$$

$$V_o = \underline{\underline{k V_i}}$$

$$V_{fb} = \frac{V_o}{k}$$