



ECE 504 - Lecture 16

Note Title

10/17/2016



$$f_{out} = f_0 + 2\pi K_{vco} \cdot V_c$$

$$\phi_{out} = 2\pi K_{vco} \int V_c \cdot dt$$

$$\Rightarrow \phi_{out}(s) = \frac{2\pi K_{vco}}{s} \cdot V_c(s)$$

Performance Metrics

* Tuning range

↳ Need wide-enough tuning range to cover PVT variations

↳ Wide operating range (Digital ASIC clock generators)

5X tuning range

$$\hookrightarrow \frac{f_{\max}}{f_{\min}} \sim 5X$$

PVT variation

↳ f_0 varies


* Tuning linearity

↳ affects loop dynamics

↳ BW ($\omega_{n,loop}$) & ϕ_M

↳ 2x-3x variation in K_{VCO}

↳ can "linearize" the VCO
(Trade-offs)





* Non-linear VCO characteristics

↳ behavior depends upon the operating frequency

↳ settling time, ϕ_M , noise performance

↳ can even cause instability (ϕ_M degrade)
 ↳ May want to linearize the VCO's characteristics

phase margin



* lower!


↳ Meet jitter specifications with lowest power


* Noise/Jitter! Later

* Power Supply Rejection (PSRR)



↳ Critical in digital ASIC PLLs

↳ Typically limits jitter performance






vs



"Small-swing"

↳ PSRR


rail-to-rail




$$P_d = CV^2f$$

$$C_{par} \times V_{DD}^2 \times f_{clk}$$


power $\propto V_{swing}^2$




vs



single-ended





Differential






rejects common-mode disturbances
 ↳ Power supply noise
 ↳ Coupling

Small-Swing Ring VCO



Delay Cell





$$\tau = R_{on} C = \frac{C}{K_P \frac{W}{L} (V_{GS} - |V_{THP}|)}$$

$$= \frac{C}{K_P \frac{W}{L} (V_{DD} - V_c - |V_{THP}|)}$$

$K_P = \mu_p C_{ox}$

$$f_{out} \propto \frac{1}{\tau} = \frac{K_P \times \frac{W}{L} \times (V_{DD} - V_C - |V_{THP}|)}{C}$$

* Valid only when PMOS load transistors are in Triode

Triode: $V_{SD} < V_{SG} - |V_{THP}|$

$$I_0 \cdot \frac{V_{swing}}{K_P \frac{W}{L} (V_{DD} - V_C - |V_{THP}|)} < \underbrace{(V_{DD} - V_C - |V_{THP}|)}_{\propto f_{out}}$$

↳ constraint to keep the load in Triode


* If the above constraint is not satisfied, the PMOS load enters saturation

↳ VCO characteristics saturate

↳ the output CM-level is undefined

$$\text{Differential swing } (V_{out+} - V_{out-}) = 2I_{DQ} R_{on} \propto \frac{1}{f_{out}}$$

$$f_{out} \propto \frac{1}{\tau} = \frac{k_p \times \frac{W}{L} \times (V_{DD} - V_c - |V_{THP}|)}{C}$$



"PSS" analysis
in spectreRF

Replica Biasing:

$V_c \rightarrow R_{on}$

* fix the output CM-level and control the current I_o

