

ECE 504 - Lecture 13


Note Title

10/5/2016

PD
issues

- ① Dead zone $\rightarrow$ jitter $\rightarrow t_{RST}$
- ② UP/DN skew $\rightarrow$ Dummy TC delay
- ③ Current mismatch $\rightarrow$
 - $\rightarrow$ static mismatch $\rightarrow I_p \neq I_n$ are mismatched
 - $\rightarrow$ dynamic mismatch $\rightarrow$ current sources turning on & off
- ④ Charge-sharing


⑤ Channel Length Modulation!






$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{THN})^2 \underbrace{(1 + \lambda V_{DS})}_{\text{CLM parameter}}$$

$$\frac{I_2}{I_1} = \frac{(1 + \lambda V_2)}{(1 + \lambda V_1)}$$

Current mismatch
due to Channel
length modulation







$$I_{cp} = I_p - I_n$$

$$\frac{I_{max}}{I_0} \approx 35-48\% \text{ for a simple current source pair } (I_p \neq I_n)$$


Cascode Current Mirror



Needs extra Voltage headroom

$UP > 0, DN > 0$

$UP = 1 \& DN > 1$






$UP = 1 \Rightarrow \overline{UP} = 0$
 $DN > 0$

* Differential Current Steering topology


* Keep V_c to track V_c
↳ keeps V_{ds} of the current sources constant

↳ reduced transient mismatch


$DN = 1, UP > 0$




Solution $\Rightarrow$ Make one current source dependent upon another




Replica Bias Scheme





Professional Charge pump Design



PFD Circuit.





down

up

data

dclock