

# ECE 504 - Lecture 12


Note Title

10/3/2016



① PFD Dead zone

\* Dead zone in the PFD/cp


↳ enforce minimum reset pulse width ( $T_{rst}$ )



Bias Circuit




② UP/DN Skew




mismatch causes current injection

→ more periodic disturbance


$\Delta\phi = 0$  (steady-state)






$$I_{\phi} = I_p - I_n$$





fix - Equalize the delay  
in UP + DN paths






NMOS doesn't pass "1"








PMOS doesn't pass "0"

$V_{thp}$



Transmission Gate  
"TG"

### ③ $I_p$ & $I_n$ mismatch




As a result in the steady-state (in closed-loop)

$$T_{rst} (I_p - I_n) = \Delta T \cdot I_n$$


$$\Delta T = T_{rst} \left( \frac{\delta I}{I_0} \right)$$

$$\Delta \phi = \frac{T_{rst}}{2\pi} \left( \frac{\delta I}{I_0} \right)$$

\* Current mismatch leads to static phase error proportional to the mismatch.





# ④ Charge Sharing!





① Initially  $S_1$  &  $S_2$  are off (open)  
 $V_x \rightarrow \infty$ ,  $V_y = V_{DD}$

② Switches  $S_1$  &  $S_2$  turn on



charge sharing between  $C_x$ ,  $C_y$  &  $C_1$

Aside: charge sharing



$$C_1V_1 + C_2V_2 = (C_1 + C_2)V_f$$

$$V_f = \frac{C_1V_1 + C_2V_2}{C_1 + C_2}$$



← weighted avg.

for  $\Delta\phi \gg 0 \Rightarrow V_c$  should be constant in steady state  
 $\hookrightarrow$  corresponds to the output frequency of the PLL/VCO




$$V_{c,final} = \frac{C_x V_x + C_y V_y + C_1 V_{c,initial}}{C_x + C_y + C_1}$$


$\hookrightarrow V_c$  jumps  $\Rightarrow$  periodic disturbance  
 $\hookrightarrow$  jitter


\* This disturbance is frequency dependent  
"Big problem!"



Differential Current Steering  
Topology







Add voltage Buffer

