

# Homework 3

ECE 5/404 – PLL and High-Speed Link Design

**Note:** Use Cadence schematic capture and Spectre simulation tools, available on the **engr-ecce410 server** for the homework problems.

## Problem 1- Phase Detector Characterization




Figure 1: Phase detector topologies

Consider the phase detector topologies shown in figure 1 (XOR PD, PFD and JK Flip-Flop PD).

- Hand-sketch the input/output characteristics of all the three PDs. Find the phase detector gain at the nominal lock point. The x-axis should be the phase difference ( $\Delta\phi = \phi_A - \phi_B$ ) and the y-axis should be the average value of the output  $v_c$ . *Appropriately label the plots.*
- Use test setup shown in the figure 2 with  $f_{ref} = f_{fb}$ . Use CMOS level square wave clocks (say 100 MHz) with finite rise and fall times.
  - Plot the phase detector transfer characteristics over a phase range of  $\pm 4\pi$ , with sufficient phase points per curve. Use the macromodels (use and/or modify the Verilog-A behavioral models in the bmslib (or ahdlLib)<sup>1</sup> libraries) to generate the PD transfer curves. However, if you prefer to implement the circuits at the transistor level, feel free to do so.

**Hint:** Setup a transient simulation with an initial delay between the clocks mapped to the  $\Delta\phi$  parameter, and then calculate the average PFD output using the Spectre calculator. Sweep the  $\Delta\phi$  parameter using parametric analysis to obtain the desired plots.
  - What is the impact of clock duty cycle on each of the PDs?

<sup>1</sup>Verify that the bmslib and ahdlLib are available in your library manager. Otherwise, add the following line entries to your cds.lib

```
DEFINE bmslib /tools.new/cadence/IC615/tools.lnx86/dflI/samples/artist/bmslib
DEFINE ahdlLib /tools.new/cadence/IC615/tools.lnx86/dflI/samples/artist/ahdlLib
```

3. For the phase detectors, find the average output with  $f_{fb} = 0.5, 0.75, 1.5,$  and  $2 \cdot f_{ref}$  (x-axis of the plot is  $f_{fb}$ ). Assume an initial phase difference of  $0^\circ$ . What do these plots imply regarding the utility of these circuits as a frequency detector?




Figure 2: PD characterization test-bench.